
LAMPIRAN 1 DOKUMENTASI ALAT




Gambar 1. Foto alat tampak depan



Gambar 2. Foto alat tampak atas




Gambar 3. Foto alat bagian dalam



Gambar 4. Rangkaian elektrik keseluruhan

LAMPIRAN 2 SKEMATIK RANGKAIAN



Gambar 5. Skematik Rangkaian Keseluruhan

LAMPIRAN 3 LISTING PROGRAM

```
#include <mega8.h>
                                                  int resADC0_Ada[10]; // Tidak ada > ada
#include <delay.h>
                                                  250ms
#include <stdio.h>
                                                  int resADC0_Tidak[20]; //Ada lagu > mute 2s
#define ADC_VREF_TYPE 0x00
                                                  int flagSuara; //output deteksi lagu
                                                  //Deteksi Gendang
// AD Conversion
                                                  int inADC1; //input ADC gendang besar 10ms
unsigned int read_adc(unsigned char
                                                  int inADC2; //input ADC gendang kecil 10ms
                                                  int outADC1, outADC2; //output logic untuk
adc_input)
{
                                                  keputusan deteksi 10ms
ADMUX=adc_input | (ADC_VREF_TYPE &
                                                  int sampADC1[10]; //Deteksi gendang besar
                                                  pada periode 50ms
// Delay needed for the stabilization of the
                                                  int sampADC2[10]; //Deteksi gendang kecil
                                                  pada periode 50ms
ADC input voltage
delay_us(10);
                                                  int outsamp1, outsamp2; //output deteksi
// Start the AD conversion
                                                  gendang untuk pola musik 50ms
ADCSRA = 0x40;
// Wait for the AD conversion to complete
                                                  //Deteksi Pola Musik 1000ms
while ((ADCSRA \& 0x10)==0);
                                                  int resADC1[20]; //input deteksi gendang
ADCSRA = 0x10;
                                                  besar
return ADCW;
                                                  int resADC2[20]; //input deteksi gendang
}
                                                  int flagPola; //output pola musik
//Global Variables
                                                  //Counter untuk array
//Referensi ADC
                                                  int nA=0; //pada proses1 untuk proses2
#define refAtasADC0 383
#define refBawahADC0 377
                                                  int nB=0; //pada proses1 untuk proses6
#define refAtasADC1 402
                                                  int nC=0; //pada proses3 untuk proses4
#define refBawahADC1 358
                                                  int nD=0; //pada proses4 untuk proses5
#define refAtasADC2 408
                                                  //Sampling ADC Musik pengiring 50ms
#define refBawahADC2 352
//Logic output
                                                  void proses1()
#define ADA 1
                                                  {
                                                  inADC0 = read_adc(0);
#define TIDAK_ADA 0
                                                  //printf("%d ",inADC0);
//Deteksi Lagu
                                                  if ((inADC0>=refAtasADC0)
int inADC0; //input deteksi lagu 50ms
                                                  ||(inADC0<=refBawahADC0))
int outADC0; //output untuk keputusan
                                                       { outADC0=ADA; }
deteksi lagu 50ms
                                                  else { outADC0=TIDAK_ADA; }
                                                  //Memasukkan outputADC0 ke array
```

```
resADC0_Ada[nA]= outADC0;
                                                 //deteksi ada gendang besar
resADC0_Tidak[nB]= outADC0;
                                                 if ((inADC1>=refAtasADC1)||
nA++;
                                                 (inADC1<=refBawahADC1)){
nB++;
                                                     outADC1=ADA;
}
                                                 else { outADC1=TIDAK_ADA;
                                                                               }
//Deteksi adanya suara musik 250ms
                                                 //deteksi ada gendang kecil
void proses2()
                                                 if ((inADC2>=refAtasADC2)||
                                                 (inADC2<=refBawahADC2)){
if(flagSuara==TIDAK_ADA)
                                                     outADC2=ADA;
                                                         outADC2=TIDAK_ADA; }
                                                 else {
int cntNyala = 0;
for(nA=0; nA<5; nA++)
                                                 //if(flagSuara==ADA) printf("%d,%d
                                                 ",inADC1, inADC2);
    if (resADC0_Ada[nA]==ADA){
                                                 //else printf("xxx ");
    cntNyala++; }
                                                 //Memasukkan outputADC1 dan
if(cntNyala>=3) flagSuara= ADA;
                                                 outputADC2 ke array
                                                 sampADC1[nC]= outADC1;
nA=0;
                                                 sampADC2[nC]= outADC2;
        }
                                                 nC++; }
//Deteksi adanya mute 1000ms
void proses3()
                                                 //Hasil gendang dalam periode 50ms
                                                 void proses5()
{
if (flagSuara==ADA){
int cntMute=0;
                                                 if(flagSuara==ADA)
for(nB=0; nB<20; nB++)
                                                 int cntGB1= 0;
    //hitung jumlah mute
                                                 int cntGK1= 0;
    if (resADC0_Tidak[nB]==TIDAK_ADA)
                                                 //proses hitung adanya gendang pada
    { cntMute++; }
                                                 sample ke- n
                                                 for(nC=0; nC<5; nC++)
//Penentuan keputusan Apakah Mute?
if(cntMute>=18) {
                                                     if (sampADC1[nC]==ADA){
    flagSuara= TIDAK_ADA;
                                                     cntGB1++;
                              }
                                                                  }
                                                     if(sampADC2[nC]==ADA){
   }
nB=0;
                                                     cntGK1++; }
        }
                                                 //printf("%d,%d ", cntGB1, cntGK1);
//Sampling ADC Gendang 10ms
void proses4()
                                                 //keputusan deteksi gendang
                                                                  outsamp1= ADA; }
                                                 if(cntGB1>=2) {
{
                                                         outsamp1= TIDAK_ADA;
inADC1= read_adc(1);
                                                 else {
                                                 if(cntGK1>=2) {
                                                                  outsamp2= ADA; }
inADC2= read_adc(2);
//printf("%d,%d ", inADC1, inADC2);
                                                 else {
                                                         outsamp2= TIDAK_ADA;
                                                 nC=0;
```


//Memasukkan outsamp1 dan outsamp2 ke	//Indikator Sistem dan Pola
array	void proses8()
resADC1[nD]= outsamp1;	{
resADC2[nD]= outsamp2;	//Indikator Sistem Aktif
nD++;	if(flagSuara==ADA) PORTC.3=1;
}	else PORTC.3=0;
}	//Indikator ada Pola Musik
	if(flagPola==ADA) PORTC.4=1;
//Deteksi Pola Musik Pengiring 1000ms	else PORTC.4=0; }
void proses6()	
{	void main(void)
if (flagSuara==ADA)	{
{	int cnt1=0; //Cnt sampling ADC0 50ms
int cntGB2=0;	int cnt2=0; //Cnt deteksi ada Lagu 250ms
int cntGK2=0;	int cnt3=0; //Cnt sampling ADC1 ADC2 10ms
//proses hitung ada gendang sample ke- n	int cnt4=0; //Cnt deteksi gendang 50ms
for(nD=0; nD<19; nD++)	int cnt5=0; //Cnt deteksi pola musik 1000ms
{	int cnt6=0; //Cnt deteksi ada Mute 2000ms
if (resADC1[nD]==ADA){	int cnt7=0; //Cnt kirim data USART
cntGB2++; }	
if (resADC2[nD]==ADA){	// Input/Output Ports initialization
cntGK2++; }	// Port B initialization
}	// Func7=In Func6=In Func5=In Func4=In
//printf("%d,%d ", cntGB2, cntGK2);	Func3=In Func2=In Func1=In Func0=In
//Keputusan Apakah ada Pola musik?	// State7=T State6=T State5=T State4=T
if((cntGB2>=4)&&(cntGK2>=4))	State3=T State2=T State1=T State0=T
{ flagPola=ADA; }	PORTB=0x00;
else { flagPola=TIDAK_ADA; }	DDRB=0x00;
}	// Port C initialization
nD=0;	// Func6=In Func5=In Func4=Out Func3=Out
}	Func2=In Func1=In Func0=In
	// State6=T State5=T State4=0 State3=0
//Pengiriman data USART	State2=T State1=T State0=T
void proses7()	PORTC=0x00;
{	DDRC=0x18;
if(flagSuara==ADA)	// Port D initialization
{	// Func7=In Func6=In Func5=In Func4=In
//printf("%d,%d ", outsamp1, outsamp2);	Func3=In Func2=In Func1=In Func0=In
printf("%d,%d,%d ", flagPola,outsamp1,	// State7=T State6=T State5=T State4=T
outsamp2); }	State3=T State2=T State1=T State0=T
else	PORTD=0x00;
{	DDRD=0x03;
//printf("X,X ");	// Timer/Counter 0 initialization
//printf("x,x,x "); }	// Clock source: System Clock
//printf("%d", flagSuara); }	// Clock value: Timer 0 Stopped


TCCR0=0x00;	// USART initialization
TCNT0=0x00;	// Communication Parameters: 8 Data, 1
	Stop, No Parity
// Timer/Counter 1 initialization	// USART Receiver: Off
// Clock source: System Clock	// USART Transmitter: On
// Clock value: Timer1 Stopped	// USART Mode: Asynchronous
// Mode: Normal top=0xFFFF	// USART Baud Rate: 19200
// OC1A output: Discon.	UCSRA=0x00;
// OC1B output: Discon.	UCSRB=0x08;
// Noise Canceler: Off	UCSRC=0x86;
// Input Capture on Falling Edge	UBRRH=0x00;
// Timer1 Overflow Interrupt: Off	UBRRL=0x33;;
// Input Capture Interrupt: Off	
// Compare A Match Interrupt: Off	// Analog Comparator initialization
// Compare B Match Interrupt: Off	// Analog Comparator: Off
TCCR1A=0x00;	// Analog Comparator Input Capture by
TCCR1B=0x00;	Timer/Counter 1: Off
TCNT1H=0x00;	ACSR=0x80;
TCNT1L=0x00;	SFIOR=0x00;
ICR1H=0x00;	
ICR1L=0x00;	// ADC initialization
OCR1AH=0x00;	// ADC Clock frequency: 1000.000 kHz
OCR1AL=0x00;	// ADC Voltage Reference: AREF pin
OCR1BH=0x00;	ADMUX=ADC_VREF_TYPE & 0xff;
OCR1BL=0x00;	ADCSRA=0x84;
// Timer/Counter 2 initialization	// SPI initialization
// Clock source: System Clock	// SPI disabled
// Clock value: Timer2 Stopped	SPCR=0x00;
// Mode: Normal top=0xFF	
// OC2 output: Disconnected	// TWI initialization
ASSR=0x00;	// TWI disabled
TCCR2=0x00;	TWCR=0x00;
TCNT2=0x00;	
OCR2=0x00;	while (1)
	{
// External Interrupt(s) initialization	if(cnt1==50) {
// INTO: Off	proses1(); //sampling ADC0
// INT1: Off	cnt1=0; }
MCUCR=0x00;	if(cnt2==250) {
	proses2(); //deteksi ada lagu
// Timer(s)/Counter(s) Interrupt(s)	cnt2=0; }
initialization	if(cnt3==1000) {
TIMSK=0x00;	proses3(); //deteksi ada mute
	cnt3=0; }

```
if(cnt4==10) {
    proses4(); //sampling ADC1 ADC2
    cnt4=0; }
if(cnt5==50) {
    proses5(); //deteksi gendang
    cnt5=0; }
if(cnt6==1000)
                {
    proses6(); //deteksi pola musik
    cnt6=0;
if(cnt7==25) {
    proses7(); //Kirim data USART
    cnt7=0; }
proses8(); //indikator LED
cnt1++;
cnt2++;
cnt3++;
cnt4++;
cnt5++;
cnt6++;
cnt7++;
delay_ms(1);
}
}
```

LAMPIRAN 4 DATASHEET

1. Datasheet ATmega8






Atmel

24 PC1 (ADC1) 23 PC0 (ADC0) 22 ADC7 21 GND 20 AREF 19 ADC6 18 AVCC 17 PB5 (SCK)

ATmega8(L)

Block Diagram



AVR CPU PROGRAMMENG STACK SPI SHAM & TIMING COUNTERS EEPROM USART OSCILLATOR

ATmega8(L)

Pin Descriptions

Digital supply voltage.

XTAL1/XTAL2/TOSC1/ Port B (PB7..PB0) GND

VCC

Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Ground.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit. even if the clock is not running

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7..6 is used as TOSC2..1 Oscillator amplifier.

input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page

58 and "System Clock and Clock Options" on page 25.

Port C (PC5..PC0)

Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port C is an 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The

PC6/RESET

acteristics of PC6 differ from those of the other pins of Port C. If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical char-

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 38. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated on page 61.

Port D (PD7..PD0)

Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The

Port D also serves the functions of various special features of the ATmega8 as listed on page

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 38. Shorter pulses are not guaranteed to generate a reset.

RESET


Atmel

I/O Ports

Introduction

ing drive value (if configured as output) or enabling/disabling of pull-up resistors (if configured as input). Each output buffer has symmetrical drive characteristics with both high sink and source All AVR ports have true Read-Modify-Write functionality when used as general digital I/O ports. All AVR ports have true Read-Modify-Write functionality when used as general digital changing the means that the direction of one port pin can be changed without unintentionally changing the direction of any other pin with the SBI and CBI instructions. The same applies when changing the direction of any other pin with the SBI and CBI instructions. The same applies when changing the direction of any other pin with the SBI and CBI instructions. protection diodes to both V_{CC} and Ground as indicated in Figure 21. Refer to "Electrical Characteristics – TA = -40°C to 85°C" on page 235 for a complete list of parameters. vidually selectable pull-up resistors with a supply-voltage invariant resistance. All I/O pins have capability. The pin driver is strong enough to drive LED displays directly. All port pins have indi-

Figure 21. I/O Pin Equivalent Schematic



when using the register or bit defines in a program, the precise form must be used (that is, PORTB3 for bit 3 in Port B, here documented generally as PORTxn). The physical I/O Registers All registers and bit references in this section are written in general form. A lower case "X" represents the numbering letter for the port, and a lower case "n" represents the bit number. However, and bit locations are listed in "Register Description for I/O Ports" on page 65

PORTX, Data Direction Register – DDRX, and the Port Input Pins – PINX. The Port Input Pins I/O location is read only, while the Data Register and the Data Direction Register are read/write. In addition, the Pull-up Disable – PUD bit in SFIOR disables the pull-up function for all pins in all Three I/O memory address locations are allocated for each port, one each for the Data Register

pins are multiplexed with alternate functions for the peripheral features on the device. How each alternate function interferes with the port pin is described in "Alternate Port Functions" on page 56. Refer to the individual module sections for a full description of the alternate functions. Using the I/O port as General Digital I/O is described in "Ports as General Digital I/O" . Most port

Note that enabling the alternate function of some of the port pins does not affect the use of the other pins in the port as general digital I/O.


· ATmega8(L)

Digital I/O Ports as General

ATmega8(L)

The ports are bi-directional I/O ports with optional internal pull-ups. Figure 22 on page 52 shows a functional description of one I/O port pin, here generically called Pxn.

Figure 22. General Digital I/O(1)



WPx, WDx, RRx, RPx, and RDx are common to all pins within the same port. clk_{IO}, SLEEP, and PUD are common to all ports

Configuring the Pin

Each port pin consists of 3 Register bits: DDxn, PORTxn, and PINxn. As shown in "Register Description for I/O Ports" on page 65, the DDxn bits are accessed at the DDRx I/O address, the PORTxn bits at the PORTx I/O address, and the PINxn bits at the PINx I/O address.

The DDxn bit in the DDRx Register selects the direction of this pin. If DDxn is written logic one, Pxn is configured as an output pin. If DDxn is written logic zero, Pxn is configured as an input

If PORTxn is written logic one when the pin is configured as an input pin, the pull-up resistor is activated. To switch the pull-up resistor off, PORTxn has to be written logic zero or the pin has to be configured as an output pin. The port pins are tri-stated when a reset condition becomes

high (one). If PORTxn is written logic zero when the pin is configured as an output pin, the port pin is driven low (zero). If PORTxn is written logic one when the pin is configured as an output pin, the port pin is driven

Atmel 51

Atmel

When switching between tri-state ({IDbxn, PORTxn}) = 0.000) and output high ({IDbxn, PORTxn}) = 0.011), an intermediate state with either pull-up enabled ({IDbxn, PORTxn}) = 0.0010) or output low ({IDbxn, PORTxn}) = 0.0010) must occur. Normally, the pull-up enabled state is fully acceptable, as a high-impedant environment will not notice the difference between a strong high driver and a pull-up. If this is not the case, the PUD bit in the SFIOR Register can be set to disable all pull-ups in all ports.

Switching between input with pull-up and output low generates the same problem. The user must use either the tri-state (IDDxn, PORTxn) = 0b00) or the output high state (IDDxn, PORTxn) = 0b11) as an intermediate step.

Table 20 summarizes the control signals for the pin value


Table 20. Port Pin Configurations

0 0 X Input No
0 1 0 Input Yes
0 1 1 Input No
1 0 X Output No
1 1 X Output No

Independent of the setting of Data Direction bit DDxn, the port pin can be read through the Plkxn Register Bit. As shown in Figure 22 on page 52, the Plkxn Register bit and the preceding latch constitute a synchronizer. This is needed to avoid metastability if the physical pin changes value near the edge of the internal clock, but it also introduces a delay. Figure 23 shows a timing minimum propagation delays are denoted t_{pd,max} and t_{pd,min}, respectively. diagram of the synchronization when reading an externally applied pin value. The maximum and

Reading the Pin Value

Figure 23. Synchronization when Reading an Externally Applied Pin Value



Consider the clock period starting shortly after the first falling edge of the system clock. The latch is closed when the clock is low, and goes transparent when the clock is high, as indicated by the shaded region of the "SYNC LATCH" signal. The signal value is latched when the system clock

Atmel

ATmega8(L)

USART

The Universal Synchronous and Asynchronous serial Receiver and Transmitter (USART) is a highly-flexible serial communication device. The main features are:

Full Duplex Operation (Independent Serial Receive and Transmit Registers)

- Master or Slave Clocked Synchronous Operation
 High Resolution Baud Rate Generator
 High Resolution Baud Rate Generator
 Supports Sorial Frames with 5, 6, 7, 8, or 9 Databits and 1 or 2 Stop Bits
 Odd or Even Parity Generation and Parity Check Supported by Hardware
- Data OverRun Detection


- Framing Error Detection
- Noise Filtering Includes False Start Bit Detection and Digital Low Pass Filter
- Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete Multi-processor Communication Mode

 Double Speed Asynchronous Communication Mode

Registers and I/O pins are shown in bold. A simplified block diagram of the USART Transmitter is shown in Figure 61. CPU accessible I/O

Overview

Figure 61. USART Block Diagram⁽¹⁾



Note: Refer to "Pin Configurations" on page 2, Table 30 on page 64, and Table 29 on page 64 for USART pin placement

53

Atmel

ATmega8(L)

units, the Receiver includes a parity checker, control logic, a Shift Register and a two level receive buffer (UDR). The Receiver supports the same frame formats as the Transmitter, and write buffer allows a continuous transfer of data without any delay between frames. The Receiver is the most complex part of the USART module due to its clock and data recovery used by synchronous transfer mode. The Transmitter consists of a single write buffer, a serial Shift Register, Parity Generator and control logic for handling different serial frame formats. The the top): Clock generator, Transmitter and Receiver. Control Registers are shared by all units. The clock generation logic consists of synchronization logic for external clock input used by synchronous slave operation, and the baud rate generator. The XCK (transfer clock) pin is only can detect Frame Error, Data OverRun and Parity Errors. units. The recovery units are used for asynchronous data reception. In addition to the recovery The dashed boxes in the block diagram separate the three main parts of the USART (listed from

UART - Compatibility AVR USART vs. AVR

The USART is fully compatible with the AVR UART regarding:

- Bit locations inside all USART Registers **Baud Rate Generation**
- Transmitter Operation
- Transmit Buffer Functionality
- Receiver Operation

special cases However, the receive buffering has two improvements that will affect the compatibility in some

- FIFO buffer. Therefore the UDR must only be read once for each incoming datal More important is the fact that the Error Flags (FE and DCP) and the mith data bit (fXXB) are buffered with the data in the receive buffer. Therefore the status bits must always be read before the UDR Register is read. Otherwise the error status will be lost since the buffer state A second Buffer Register has been added. The two Buffer Registers operate as a circular
- The Receiver Shift Register can now act as a third buffer level. This is done by allowing the received data to remain in the serial Shift Register (see Figure 61 on page 129) if the Buffer Data OverRun (DOR) error conditions Registers are full, until a new start bit is detected. The USART is therefore more resistant to

The following control bits have changed name, but have same functionality and register location:

- CHR9 is changed to UCSZ2
- OR is changed to DOR


Clock Generation

The clock generation logic generates the base clock for the Transmitter and Receiver, The USART supports four modes of clock operation: normal asynchronous, double speed asynchronous, Master synchronous and Slave Synchronous mode. The UMSEL bit in USART Control ter. When using Synchronous mode (UMSEL = 1), the Data Direction Register for the XCK pin (DDR_XCK) controls whether the clock source is internal (Master mode) or external (Slave Double speed (Asynchronous mode only) is controlled by the U2X found in the UCSRA Regisand Status Register C (UCSRC) selects between asynchronous and synchronous operation. mode). The XCK pin is only active when using Synchronous mode

Figure 62 on page 131 shows a block diagram of the clock generation logic

ATmega8(L)

Figure 62. Clock Generation Logic, Block Diagram



Signal description:

txclk Transmitter clock. (Internal Signal)

rxclk Receiver base clock. (Internal Signal)

Input from XCK pin (internal Signal). Used for synchronous slave operation

xcki

Clock output to XCK pin (Internal Signal). Used for synchronous master

XTAL pin frequency (System Clock)

Internal Clock

Baud Rate Generator Generation – The

operation. The description in this section refers to Figure 62. Internal clock generation is used for the asynchronous and the Synchronous Master modes of

output is used directly by the Receiver's clock and data recovery units. However, the recovery units use a state machine that uses 2, 8, or 16 states depending on mode set by the state of the UMSEL, U2X and DDR_XCK bits. baud rate generator clock output by 2, 8, or 16 depending on mode. The baud rate generator clock is the baud rate generator clock output (= fosc/(UBRR+1)). The Transmitter divides the the UBRRL Register is written. A clock is generated each time the counter reaches zero. This programmable prescaler or baud rate generator. The down-counter, running at system clock (fosc), is loaded with the UBRR value each time the counter has counted down to zero or when The USART Baud Rate Register (UBRR) and the down-counter connected to it function as a

for calculating the UBRR value for each mode of operation using an internally generated clock Table 52 on page 132 contains equations for calculating the baud rate (in bits per second) and

Rate Setting Examples of Baud

For standard crystal and resonator frequencies, the most commonly used baud rates for asynchronous operation can be generated by using the UBRR settings in Table 60. UBRR values which yield an actual baud rate differing less than 0.5% from the target baud rate, are bold in the table. Higher error ratings are acceptable, but the Receiver will have less noise resistance when the error ratings are high, especially for large serial frames (see "Asynchronous Operational Range" on page 144). The error values are calculated using the following equation:

$$Error[\%] = \left(\frac{BaudRate_{Closest Match}}{BaudRate} - 1\right) \bullet 100\%$$

Table 60. Examples of UBRR Settings for Commonly Used Oscillator Frequencies

t _{osc} = 1.0000MHz t _{osc} = 1. □ U2X = 1 U2X = 0 □ U3HR Error UBRR Error 0.2% 51 0.2% 47 0.0%	1.0000MHz	X=1 U2X: Error UBRR 0.2% 47	UBP 51	U2X : UBRR	U2X = UBRR
U2X: rrror UBRR 2% 47 2% 23 2% 11	t _{osc} = 1.8432M U2X = 0 U2X = 0 U2X = 0 UBRR Error UBR 2°° 47 0.0°° 98 2°° 23 0.0°° 41 2°° 11 0.0°° 22 2°° 11 0.0°° 22	Total Total	Vac = 1.8432MHz	Total Tot	total 2000N total 2000N UZX = 0 UBRR Error UBRR Error
# # # # # # # # # # # # # # # # # # #	t _{ose} = 1.8432MHz UZX = 0 UZX UBBR Error UBRR 47 0.0% 95 23 0.0% 47 11 0.0% 23 7 0.0% 15	t _{osc} = 1,9432MHz UZX = 0 UZX = 1 UBBR Error UBBR Error 47 0.0% 95 0.0% 23 0.0% 47 0.0% 11 0.0% 23 0.0% 7 0.0% 15 0.0%	UBF 51	UZX: UBRR 51 25 12	U2X = 0 UBRR Error UBI 51 0.2% 10 25 0.2% 5: 26 0.2% 5: 35% 11
f _{osc} = 1. K = 0 Error 0.0% 0.0% 0.0%	f _{oac} = 1.8432MHz (=0 U2X Error UBRR 0.0% 95 0.0% 47 0.0% 23 0.0% 15	f _{osc} = 1.8432MHz € = 0 U2X = 1 Error UBRR Error 0.0% 95 0.0% 0.0% 47 0.0% 0.0% 23 0.0% 0.0% 15 0.0%	UBF 51	UZX: UBRR 51 25 12	T ₆₆₆ = 2.0000N
	8432MHz U2X UBRR 95 47 23	B432MHz U2X = 1 UBRR Error 95 0.0% 47 0.0% 15 0.0%	UBF 51	U2X: UBRR 51 25 12	T _{out} = 2.0000N UZX = 0

ATmega8(L)

Analog-to-Digital Converter

Features

- 10-bit Resolution

- O.5 LSB integral Non-linearity

 ± 2 LSB Absolute Accuracy

 13µs 26µs Conversion Time

 Up to 15 kSPS at Maximum Resolution

 6 Multiplexed Single Ended Input Channels

 2 Additional Multiplexed Single Ended Input Channels (TGFP and GFN/MLF Package only)

 Optional Left Adjustment for ADC Result Readout

 0 V_{CC} ADC Input Voltage Range

 Selectable 2.56V ADC Reference Voltage

 Free Running or Single Conversion Mode

 Interrupt on ADC Conversion Complete

 Eigen Mrd. NAC Conversion Complete
- Sleep Mode Noise Canceler

The ATmega8 features a 10-bit successive approximation ADC. The ADC is connected to an 8-channel Analog Multiplexer which allows eight single-ended voltage inputs constructed from the pins of Port C. The single-ended voltage inputs refer to 0V (GND).

The ADC has a separate analog supply voltage pin, AV_{CC} , AV_{CC} must not differ more than $\pm 0.3V$ from V_{CC} . See the paragraph "ADC Noise Canceler" on page 195 on how to connect this pin. The ADC contains a Sample and Hold circuit which ensures that the input voltage to the ADC is held at a constant level during conversion. A block diagram of the ADC is shown in Figure 90 on


Internal reference voltages of nominally 2.56V or ${\rm AV}_{\rm OC}$ are provided On-chip. The voltage reference may be externally decoupled at the AREF pin by a capacitor for better noise performance.

153

Atmet

ATmega8(L)

Figure 90. Analog to Digital Converter Block Schematic Operation



The ADC converts an analog input voltage to a 10-bit digital value through successive approximation. The minimum value represents GND and the maximum value represents the voltage on the AREF pin minus 1 LSB. Optionally, AV_{Co} or an internal 2.56V reference voltage may be connected to the AREF pin by writing to the REFSn bits in the ADMUX Register. The internal voltage reference may thus be decoupled by an external capacitor at the AREF pin to improve noise immunity.

The analog input channel is selected by writing to the MUX bits in ADMUX Any of the ADC input pins, as well as GND and a fixed bandgap voltage reference, can be selected as single ended inputs to the ADC. The ADC is enabled by setting the ADC Enable bit, ADEN in ADCSRA, Voltage reference and input channel selections will not go into effect until ADEN is set. The ADC does not consume power when ADEN is cleared, so it is recommended to switch off the ADC before entering power saving sleep modes.

The ADC generates a 10-bit result which is presented in the ADC Data Registers, ADCH and ADCL. By default, the result is presented right adjusted, but can optionally be presented left adjusted by setting the ADLAR bit in ADMUX.

If the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read ADCH. Otherwise, ADCL must be read first, then ADCH, to ensure that the content of the Data Registers belongs to the same conversion. Once ADCL is read, ADC access to Data Registers is blocked. This means that if ADCL has been read, and a conversion completes before ADCH is read, neither register is updated and the result from the conversion is lost. When ADCH is read, ADC access to the ADCH and ADCL Registers is re-enabled.


The ADC has its own interrupt which can be triggered when a conversion completes. When ADC access to the Data Registers is prohibited between reading of ADCH and ADCL, the interrupt will trigger even if the result is lost.

Starting a Conversion

A single conversion is started by writing a logical one to the ADC Start Conversion bit, ADSC. This bit stays high as long as the conversion is in progress and will be cleared by hardware when the conversion is completed. If a different data channel is selected while a conversion is in progress, the ADC will finish the current conversion before performing the channel change.

In Free Running mode, the ADC is constantly sampling and updating the ADC Data Register. Free Running mode is selected by writing the ADFR bit in ADCSRA to one. The first conversion must be started by writing a logical one to the ADSC bit in ADCSRA. In this mode the ADC will perform successive conversions independently of whether the ADC Interrupt Flag, ADIF is cleared or rot.

Prescaling and Conversion Timing



By default, the successive approximation circuitry requires an input clock frequency between 50kHz and 200kHz to get maximum resolution. If a lower resolution than 10 bits is needed, the input clock frequency to the ADC can be higher than 200kHz to get a higher sample rate.

ADC CLOCK SOURCE

The ADC module contains a prescaler, which generates an acceptable ADC clock frequency from any CPU frequency above 100kHz. The prescaling is set by the ADPS bits in ADCSRA. The prescaler starts counting from the moment the ADC is switched on by setting the ADEN bit in ADCSRA. The prescaler keeps running for as long as the ADEN bit is set, and is continuously reset when ADEN is low.

When initiating a single ended conversion by setting the ADSC bit in ADCSRA, the conversion starts at the following rising edge of the ADC clock cycle. A normal conversion takes 13 ADC clock cycles. The first conversion after the ADC is switched on (ADEN in ADCSRA is set) takes 25 ADC clock cycles in order to initialize the analog circuitry.

Atmet 190

Atmel

7

The actual sample-and-hold takes place 1.5 ADC clock cycles after the start of a normal conversion and 13.5 ADC clock cycles after the start of an first conversion. When a conversion is complete, the result is written to the ADC Data Registers, and ADIF is set. In single conversion mode, ADSC is cleared simultaneously. The software may then set ADSC again, and a new conversion will be initiated on the first rising ADC clock edge.

In Free Running mode, a new conversion will be started immediately after the conversion completes, while ADSC remains high. For a summary of conversion times, see Table 73 on page 193.

Figure 92. ADC Timing Diagram, First Conversion (Single Conversion Mode)




Figure 93. ADC Timing Diagram, Single Conversion




Figure 94. ADC Timing Diagram, Free Running Conversion




Table 73. ADC Conversion Time

Condition	Sample & Hold (Cycles from Start of Conversion)	Conversion Time (Cycles)
Extended conversion	13.5	25
Normal conversions, single ended	1.5	13

■ ATmega8(L)

Changing Channel or Reference Selection

The MUXn and REFS1:0 bits in the ADMUX Register are single buffered through a temporary register to which the CPU has random access. This ensures that the channels and reference selection only takes place at a safe point during the conversion. The channel and reference selection is continuously updated until a conversion is started. Once the conversion starts, the channel and reference selection is locked to ensure a sufficient sampling time for the ADC. Continuous updating resumes in the last ADC clock cycle before the conversion completes (ADIF in ADCSRA is set). Note that the conversion starts on the following rising ADC clock edge after ADSC is written. The user is thus advised not to write new channel or reference selection values to ADMUX until one ADC clock cycle after ADSC is written.

If both ADFR and ADEN is written to one, an interrupt event can occur at any time. If the ADMUX Register is changed in this period, the user cannot tell if the next conversion is based on the old or the new settings. ADMUX can be safely updated in the following ways:

- When ADFR or ADEN is cleared
- During conversion, minimum one ADC clock cycle after the trigger event
- After a conversion, before the Interrupt Flag used as trigger source is cleared
 When underline ADMLY is one of these conditions the new settings will affect.

When updating ADMUX in one of these conditions, the new settings will affect the next ADC conversion.

When changing channel selections, the user should observe the following guidelines to ensure that the correct channel is selected:

ADC Input Channels

In Single Conversion mode, always select the channel before starting the conversion. The channel selection may be changed one ADC clock cycle after writing one to ADSC. However, the simplest method is to wait for the conversion to complete before changing the channel selection.

In Free Running mode, always select the channel before starting the first conversion. The channel selection may be changed one ADC clock cycle after writing one to ADSC. However, the simplest method is to wait for the first conversion to complete, and then change the channel selection. Since the next conversion has already started automatically, the next result will reflect the previous channel selection. Subsequent conversions will reflect the new channel selection.

ADC Voltage Reference

 $\rm AV_{CC}$ is connected to the ADC through a passive switch. The internal 2.56V reference is generated from the internal bandgap reference ($\rm V_{BO}$) through an internal amplifier. In either case, the external AREF pin is directly connected to the ADC, and the reference voltage can be made more immune to noise by connecting a capacitor between the AREF pin and ground. $\rm V_{REF}$ can also be measured at the AREF pin with a high impedant voltmeter. Note that $\rm V_{REF}$ is a high impedant source, and only a capacitive load should be connected in a system.


ended channels that exceed V_{REF} will result in codes close to 0x3FF. V_{REF} can be selected as either AV_{CO} internal 2.56V reference, or external AREF pin.

The reference voltage for the ADC (V_{REF}) indicates the conversion range for the ADC. Single

If the user has a fixed voltage source connected to the AREF pin, the user may not use the other reference voltage options in the application, as they will be shorted to the external voltage is applied to the AREF pin, the user may switch between AV $_{\rm CC}$ and 2.56V as reference selection. The first ADC conversion result after switching reference voltage source may be inaccurate, and the user is advised to discard this result.


■ ATmega8(L)

Figure 97. Offset Error



Gain error: After adjusting for offset, the gain error is found as the deviation of the last transition (0x3FE to 0x3FF) compared to the ideal transition (at 1.5 LSB below maximum). Ideal value: 0 LSB

Figure 98. Gain Error



Atmet

ADC Conversion Result

After the conversion is complete (ADIF is high), the conversion result can be found in the ADC Result Registers (ADCL, ADCH).

ATmega8(L)

For single ended conversion, the result is:

$$ADC = \frac{V_{IN} \cdot 1024}{V_{REF}}$$

where $V_{\rm IN}$ is the voltage on the selected input pin and $V_{\rm REF}$ the selected voltage reference (see Table 74 and Table 75). 0x000 represents ground, and 0x3FF represents the selected reference voltage minus one LSB.

ADC Multiplexer Selection Register – ADMUX



Bit 7:6 – REFS1:0: Reference Selection Bits

These bits select the voltage reference for the ADC, as shown in Table 74. If these bits are changed during a conversion, the change will not go in effect until this conversion is complete (ADIF in ADCSRA is set). The internal voltage reference options may not be used if an external reference voltage is being applied to the AREF pin.

Table 74. Voltage Reference Selections for ADC

REFS1	REFS0	REFS0 Voltage Reference Selection
0	0	AREF, Internal V _{ret} turned off
0	1	AV _{CC} with external capacitor at AREF pin
1	0	Reserved
 _	1	Internal 2.56V Voltage Reference with external capacitor at AREF pin

Bit 5 – ADLAR: ADC Left Adjust Result

The ADLAR bit affects the presentation of the ADC conversion result in the ADC Data Register. Write one to ADLAR to left adjust the result. Otherwise, the result is right adjusted. Changing the ADLAR bit will affect the ADC Data Register immediately, regardless of any ongoing conversions. For a complete description of this bit, see "The ADC Data Register – ADCL and ADCH" on page 201.

Bits 3:0 – MUX3:0: Analog Channel Selection Bits

The value of these bits selects which analog inputs are connected to the ADC. See Table 75 for details. If these bits are changed during a conversion, the change will not go in effect until this conversion is complete (ADIF in ADCSRA is set).

Table 75. Input Channel Selections

MUX30	Single Ended Input
0000	ADC0
0001	ADC1
0010	ADC2
0011	ADC3
0100	ADC4
0101	ADC5

Atmel

199

ATmega8(L)

 Table 75. Input Channel Selections (Continued)

MUX30	Single Ended Input
0110	ADC6
0111	ADC7
1000	
1001	
1010	
1011	
1100	
1101	
1110	1.30V (V _{BG})
1111	OV (GND)

ADC Control and Status Register A – ADCSRA

Bit

2	2	2	2	2	2	2	2
ADPS0	ADPS1	ADPS2	ADIE	ADIF	ADFR	ADSC	ADEN
0	_	2	з	4	5	6	7

Bit 7 – ADEN: ADC Enable

Initial Value

Writing this bit to one enables the ADC. By writing it to zero, the ADC is turned off. Turning the ADC off while a conversion is in progress, will terminate this conversion.

Bit 6 – ADSC: ADC Start Conversion

In Single Conversion mode, write this bit to one to start each conversion. In Free Running mode, write this bit to one to start the first conversion. The first conversion after ADSC has been written after the ADC has been enabled, or if ADSC is written at the same time as the ADC is enabled, will take 25 ADC clock cycles instead of the normal 13. This first conversion performs initialization of the ADC.

ADSC will read as one as long as a conversion is in progress. When the conversion is complete it returns to zero. Writing zero to this bit has no effect.

Bit 5 – ADFR: ADC Free Running Select

When this bit is set (one) the ADC operates in Free Running mode. In this mode, the ADC samples and updates the Data Registers continuously. Clearing this bit (zero) will terminate Free Running mode.

Bit 4 – ADIF: ADC Interrupt Flag

This bit is set when an ADC conversion completes and the Data Registers are updated. The ADC Conversion Complete interrupt is executed if the ADIE bit and the I-bit in SREG are set. ADIF is cleared by hardware when executing the corresponding interrupt Handling Vector, Alternatively, ADIF is cleared by writing a logical one to the flag. Beware that if doing a Read-Modify-Write on ADCSRA, a pending interrupt can be disabled. This also applies if the SBI and CBI instructions are used.

Bit 3 – ADIE: ADC Interrupt Enable

When this bit is written to one and the I-bit in SREG is set, the ADC Conversion Complete Interrupt is activated.

2. Datasheet LM358



Wide Supply Ranges

Single Supply: 3 V to 32 V (26 V for LM2904)

Dual Supplies: ±1.5 V to ±16 V













Support & Community

LM358, LM258, LM158, LM2904 Dual Operational Amplifiers

Tools & Software

Technical Documents

TEXAS INSTRUMENTS

LM158, LM158A, LM258, LM258A LM358, LM358A, LM2904, LM2904V \$1,08068U - JUNE 1876-REVISED JANUARY 2017

5 Pin Configuration and Functions

D, DGK, P, PS, PW and JG Package 8-Pin SOIC, VSSOP, PDIP, SO, TSSOP and CDIP (Top View)

1 1 1 1 112

8 V_{CC} 7 20UT 6 2IN-

NC TOUT NC CC+

FK Package 20-Pin LCCC (Top View)

NC TO NC

N 24 N 20 N

LM158, LM158A, LM258, LM258A LM358, LM358A, LM2904, LM2904V

Digital Multimeter: Handhelds Digital Multimeter: Bench and Systems **DVD Recorder and Players** Blu-ray Players and Home Theaters Chemical and Gas Sensors

- Motor Control: AC Induction, Brushed DC, Brushless DC, High-Voltage, Low-Voltage, Field Transmitter: Temperature Sensors Permanent Magnet, and Stepper Motor
- Oscilloscopes

Low Input Bias and Offset Parameters

Input Offset Current: 2 nA Typical A Versions: 15 nA Typical Input Bias Current: 20 nA Typical A Versions: 2 mV Typical Input Offset Voltage: 3 mV Typical Wide Unity Gain Bandwidth: 0.7 MHz Low Supply-Current Drain, Independent of Supply Voltage: 0.7 mA Typical

Common-Mode Input Voltage Range Includes

Ground, Allowing Direct Sensing Near Ground

TV: LCD and Digital

Weigh Scales

3 Description

Temperature Sensors or Controllers Using

These devices consist of two independent, high-gain frequency-compensated operational amplifiers designed to operate from a single supply or split supply over a wide range of voltages.

LCCC NO.

SOIC, SSOP, CDIP, PDIP SO, TSSOP, CFP NO.

6

DESCRIPTION

Pin Functions

NC - No internal connection

NC GND NC 2IN+ NC

PN

Differential Input Voltage Range Equal to Maximum-Rated Supply Voltage: 32 V

T NUMBER	PACKAGE	BODY SIZE (NOM)
	VSSOP (8)	3.00 mm × 3.00 mm
	SDIC (8)	4.90 mm × 3.90 mm
LMx58x,	SD (8)	5.20 mm × 5.30 mm
	TSSOP (8)	3.00 mm × 4.40 mm
	PDIP (8)	9.81 mm × 6.35 mm
MAEON	CDIP (8)	9 60 mm × 6 67 mm

11N+ 11N+ 11N+ 21N+ 20UT

Output

Positive input

Negative input Positive input

On Products Compliant to MIL-PRF-38535, All Parameters are Tested Unless Otherwise Noted. On All Other Products, Production

Internal Frequency Compensation

100 dB Typical

Open-Loop Differential Voltage Gain:

(26 V for LM2904)

Processing Does Not Necessarily Include Testing of All Parameters.

Ę Ξ Symbol (Each Arr 100

20	PACKAGE VSSOP (8) SDIC (8)	BODY SIZE (NOM) 3.00 mm × 3.00 mm 4.90 mm × 3.90 mm
	SDIC (8)	4.90 mm × 3.90 mm
LMx58, LMx58x,	SO (8)	5.20 mm × 5.30 mm
Transport Linear Control	TSSOP (8)	3.00 mm × 4.40 mm
	PDIP (8)	9.81 mm × 6.35 mm
	000	

/ =				_
(1) For all available package the end of the data sheet Amplifier)	LMx58, LMx58x, LM2904V		LMx58, LMx58x, LM2904, LM2904V	
e packages, see the lata sheet.	LCCC (20)	PDIP (8)	SO (8)	SDIC (8)
(1) For all available packages, see the orderable addendum at the end of the data sheet. Amplifier)	8.89 mm × 8.89 mm	3.00 mm × 4.40 mm 9.81 mm × 6.35 mm	5.20 mm × 5.30 mm	4.90 mm × 3.90 mm

N_C

Do not connect

20 1

Power supply
Power supply

Copyright	
0	
1976-2017,	
=	
exas	
Instruments	
Incorporated	

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Product Folder Links: LM158 LM258 LM258A LM358 LM358A LM2904 LM2904V

LM158, LM158A, LM258, LM258A LM358, LM358A, LM2904, LM2904V SLOS068U -JUNE 1976-REVISED JANUARY 2017



www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

T_{sto}			Ţ		À	-			_<	۷ID	Vcc		
Sto	Lea	Ca ser	Op		Ç	9		V _o (or	either Inp	Dif	Su		
Storage temperature	Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	Case temperature for 60 seconds	Operating virtual junction temperature		Oberganis need an semberature	perating free air temperature		Duration of output short circuit (one amplifier) to ground at (or below) $T_A = 25^{\circ}C$, $V_{CC} \le 15 V_{C}^{(4)}$	Input voltage	Differential input voltage (3)	Supply voltage (2)		
	JG package	FK package	ature	LM2904	LM358, LM358A	LM258, LM258A	LM158, LM158A	ne amplifier) to ground at					
-65				40	0	-25	-55		-0.3	-32	-0.3	MIN	LM
150	300	260	150	125	70	85	125	Unlimited	32	32	±16 or 32	MAX	LM2904V
-65				40					-0.3	-26	-0.3	MIN	
150	300		150	125				Unlimited	26	26	±13 or 26	MAX	
ငိ	ငိ	ငိ	റ്		(ກໍ		s	<	<	<		

432 3 Stresses beyond those listed under Asoutive Maximum Fatings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voitages values (except differential voitages and V_{CC} specified for the measurement of I_{CS}) are with respect to the network GND. Differential voitages are at IN+, with respect to Nr.
Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.

6.2 ESD Ratings

ì	Lop ivamige			
			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±500	
SD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-	±1000	<

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process, JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

23

over operating free-air temperature range (unless otherwise noted)

			LMx58, LMx58x, LM2904V	1x58x, 4V	LM2904	904	TIN
			MIN	MAX	MIN	MAX	
Vcc	Supply voltage		3	30	3	26	<
V _{CM}	Common-mode voltage		0	$V_{CC}-2$	0 1	0 V _{CC} -2	<
		LM158	-65	125			
+		LM2904	40	125	-40	125	^ວ ິ
>	Operating neer an temperature	LM358	0	70			c
		LM258	-25	85			

Copyright @ 1976–2017, Texas Instruments Incorporated

Submit Documentation Feedback Product Folder Links: LM158 LM258 LM258A LM358 LM358A LM2904 LM2904V

TEXAS INSTRUMENTS

SLOS068U -JUNE 1976-REVISED JANUARY 2017 LM158, LM158A, LM258, LM258A LM358, LM358A, LM2904, LM2904V

6.4 Thermal Information R_{tuC(top)} Junction-to-case (top) thermal resistance THERMAL METRIC⁽¹⁾ D (SOIC) 8 PINS 97 72.2 DGK (VSSOP) 8 PINS LMx58, LMx58x, LM2904V, LM2904 172 I P (PDIP) 8 PINS I 85 PS (SO) 8 PINS 95 I (TSSOP) 8 PINS 149 I 5.61 JG (CDIP) 14.5 °C/W °C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics for LMx58

Part		PARAMETER	TEST COND	OTTIONS ⁽¹⁾	T.(2)		LM158 LM258		LN	LM358		TINIT
Part of Indicat Manages Vec. 15 V b MAVX Vec. 15 V b MAX Vec. 15 V					ý		TYP ⁽³⁾	MAX		TYP ⁽³⁾	MAX	
ο Input differst collable V _C = V _{Coppe} Field image γ No No γ γ			$V_{CC} = 5 \text{ V to MAX},$		25°C		ы	Ch		ω	7	- 1
American investigate monotificated of Fig. F	8	Input offset voltage	V _{IC} = V _{ICR(min)} , V _O = 1.4 V		Full range			7			9	m/
Part of Part	N _{IO}	Average temperature coefficient of input offset voltage			Full range		7			7		5
Production		and offers oursest	V14V		25°C		2	30		2	50	,
Amerage invarient and coefficient of the following interest in coefficient of the coeffic	0	input offset carrett	VO = 1.4 V		Full range			100			150	١.
Product biase current Product biase curre	o,	Average temperature coefficient of input offset current			Full range		10			10		P
Common-mode input vallage range V _{CC} = 5 V to MAX Full range V _{CC} = 15 V _{CC} = 15			V - 4 4 V		25°C		-20	-150		-20	-250	.
Commonwealth input voltage image Voc= 5 V to MAX		input pids current	V0 = 1.4 V		Full range			-300			-500	١,
Part					25°C	0 to V _{CC} = 1.5			0 to V _{cc} = 1.5			
R 2 2 LO Mode Mod	Š	common-mode input votage range	VAMI OI V C = 20V		Full range	0 to V _{cc} - 2			0 to V ₀₀ = 2			
High-level output violation Re 2 10 Lu Rel marge 25			R, ≥2 kΩ		25°C	V _{cc} = 1.5			V _{cc} = 1.5			
No.		Lieb loud autout voltage	R _c ≥ 10 kΩ		25°C							
Comparison of cologal velocity of velocity R _A ± 10 km R _A	OH.	migrater output voitage	V - MAY	$R_L = 2 \text{ k}\Omega$	Full range	26			26			
N. Lond-hord collaboration of the property of the pro			NOCH = 304	R _c ≥ 10 kΩ	Full range	27	28		27	28		
Lamps-signal differential V _{Ce} =15 V _{Ce} 10 11 V 25°C 20 100 25 100 100 25 100 100 25 100 100 25 100 100 25 100 100 25 100 100 25 100 100 25 100 100 25 100	o.	Low-level output voltage	R _c ≤ 10 kΩ		Full range		5	20		5	20	m/
o voltage amplification R/G 1 V m MV. Felf maps 25 15 MRR Common mode registron ratio V _{CC} 5 V m MV. 29°C 70 80 65 80 m Lippov-relation registron ratio V _{CC} 5 V m MV. 29°C 65 100 65 100 y/V _{CC} V _{CC} 10 V m MV. 29°C 29°C -20 -20 -10 y/V _{CC} V _{CC} 15 V m MV. 29°C -20 -30 -20 -20 y/V _{CC} V _{CC} 15 V m MV. 20°C -20 -30 -20 -30 y/V _{CC} V _{CC} 15 V m MV. 20°C -20 -30 -20 -20 y/V _{CC} V _{CC} 15 V m MV. 20°C 20°C -30 -30 -30 y/V _{CC} V _{CC} 15 V m MV. 20°C 10 30 -10 20 y/V _{CC} V _{CC} 15 V m MV. 20°C 12 30 12 30 y/V _{CC} 15 V m MV. V _{CC} 16 V m MV. 20°C 12 30			V _{cc} = 15 V		25°C	50	100		25	100		
MRR Common-mode injection ratio V _{Ce} ® V to MAX. 29°C 70 80 65 80 MoVing (NV _{Ge}) Supproverbage injection ratio V _{Ce} 15 V to MAX. 29°C 65 100 65 100 In 1 NH2 to 20 H2 29°C 29°C 120 120 120 V _{Ce} 15 V. V _{Ce} 15 V. Source Fall moye -10 -10 -10 V _{Ce} 15 V. V _{Ce} 15 V. Source Fall moye 5 5 5 V _{Ce} 15 V. V _{Ce} 15 V. Source Fall moye 5 5 5 V _{Ce} 15 V. V _{Ce} 15 V. Source Fall moye 5 5 5 3 Stort-direct doubt current V _{Ce} 15 V. Source 29°C 12 30 12 30 440 450	ő		V ₀ = 1 V 10 11 V, R ₄ ≥ 2 kΩ		Full range	25			15			5
Supply-ording injection ratio V _{cc} = 5 V to MAX 29°C 65 100 65 100 100	MRR		V_{CC} = 5 V to MAX, V_{IC} = $V_{ICR(min)}$		25°C	70	80		65	80		dB
y/V _{co} Crosstalik altimusition 1 s 1 kHz to 20 kHz 25°C 20°C 20 -20 -20 -20	SVR	Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{DD})$	V _{CC} = 5 V to MAX		25°C	65	100		65	100		Q.
Vig. 15 V. Vig. 1 V. Vig. 1 V. Source Vig. 1 V. 25°C -20 -30 -30 -30 Output current Vig. 1 V. Vig. 15 V. Vig. 15 V. Vig. 15 V. Vig. 15 V. Vig. 15 V. Vig. 16 V. 0500 at -5 V. Source 25°C 10 20 20 10 20	'01 V 02	Crosstalk attenuation	f = 1 kHz to 20 kHz		25°C		120			120		۵
Output current V ₀ = 1 V. V ₀ = 1 SV. V ₀ = 1 SV. Short-divalk-output current Full morpor Full morpor SBC 10 5 5 10 20 12 30 12 30 40 460 460 460 460 460 460 460 460 460 460			V _{CC} = 15 V,		25°C	-20	-30		-20	-30		
Output current V _G =15V, V _G =11V, V _G =15V Sink 25°C 10 20 10 20 V _G =15V, V _G =15V Sink Fall marger 5 5 5 5 5 20 12 30 12 30 12 30 12 30 40 450			V _D = 1 V, V _O = 0	Source	Full range	-10			-10			
Vos =1 V. Vos =15 V. Vos = 14 V. Vos = 200 mV Sink Full range 5 5 Vos =4 V. Vos = 200 mV 25°C 12 30 12 30 Short-doruble dument Vos #5 V. OND at ~5 V. Vos #6 V. 25°C ±40 ±60 ±40 ±60		Output current	V _{CC} = 15 V,		25°C	10	20		10	20		-
V _W = -1 /V, V ₀ = 200 m/V 25°C 12 30 12 30 Steri-drout output current V ₀ = 6 V, 050 at -5 V, 050 at			$V_0 = -1 \text{ V}.$ $V_0 = 15 \text{ V}.$	Sink	Full range	5			On .			
Short-circuit output current V_{cc} at 5 V, GND at =5 V, 25°C ±40 ±60 ±40 ±60			V _{ID} = -1 V, V _O = 20	00 mV	25°C	12	30		12	30		-
	×	Short-circuit output current	V_{cc} at 5 V, GND at $V_0 = 0$	-6 <.	25°C		±40	±60		±40	±60	=

All characteristics are measured urder open-toop conditions, with zero common-mode input voltage, unless otherwise specified. MAX
 Voc for testing purposes is 26 V for LM2902 and 30 V for the others.
 Full range is -25°C to 125°C for LM188, -25°C to 85°C for LM288, and 0°C to 70°C for LM358, and -40°C to 125°C for LM2904.
 All typical values are at T_x = 25°C

Copyright © 1976–2017, Texas Instruments


entation Feedback

Product Folder Links: LM158 LM258 LM258A LM358 LM358A LM2904 LM2904V

TEXAS INSTRUMENTS

LM158, LM158A, LM258, LM258A LM358, LM358A, LM2904, LM2904V

6.10 Typical Characteristics



Output Voltage (Vdc)

Output Current (mAdc)

Figure 9. Output Sinking Characteristics 0.01 0.1 1
Output Sink Current (mAdc)

-55 -35 -15 5

25 45 65 Temperature (°C)

85 105

Figure 10. Source Current Limiting

Figure 7. Maximum Output Swing vs. Frequency (V_{CC} = 15 V)

Figure 8. Output Sourcing Characteristics

Frequency (kHz)

0.01

Output Sink Current (mAdc)

100

LM158, LM158A, LM258, LM258A LM358, LM358A, LM2904, LM2904V SLOS068U –JUNE 1876–REVISED JANUARY 2017

TEXAS INSTRUMENTS

Typical Characteristics (continued)

Output Swing (Vp-p) 15 12.5 10 7.5

Product Folder Links: LM158 LM258 LM258A LM358 LM358A LM2904 LM2904V

Copyright @ 1976–2017, Texas Instruments Incorporated

Rev. 1.8 1/17

Copyright © 2017 by Silicon Laboratories Figure 1. Example System Diagram

CP2102/9

3. Datasheet CP2102



SILICON LABS

SINGLE-CHIP USB-TO-UART BRIDGE

For newer designs, the CP2102N devices offer compatible footprints and are recommended for use instead of the CP21029. See the Silicon Labs website (www.silabs.com/usbxpress) for more information.

Virtual COM Port Device Drivers

Works with existing COM port PC Applications
 Royalty-free distribution license
 Windows 8/7/Vista/Server 2003/XP/2000

Mac OS-X/OS-9

Single-Chip USB to UART Data Transfer

- Integrated USB transceiver; no external resistors
- Integrated clock: no external crystal required in Internal 1024-byte programmable ROM for vendor ID, product ID, serial number, power descriptor, release number, and product description strings

 EEPROM (CP2102)

 EEPROM (One-time programmable) (CP2109)

 On-chip power-on reset circuit

 On-chip voltage regulator

 3.3 V output (CP2109)

 3.45 V output (CP2109)

USBXpress™ Direct Driver Support

Royalty-Free Distribution License Windows 7/Vista/XP/Server 2003/2000

USB Function Controller USB Specification 2.0 compliant; full-speed (12 Mbps)
USB suspend states supported via SUSPEND pins

100% pin and software compatible with CP2101

Example Applications

Upgrade of RS-232 legacy devices to USB Cellular phone USB interface cable

All handshaking and modem interface signals
 Data tomats supported:
 Data bits: 5, 6, 7, and 8
 Stop bits: 1, 1.5, and 2
 Parity: odd, even, mark, space, no parity
 Baud rates: 300 bps to 1 Mbps
 For Byte receive buffer, 640 byte transmit buffer
 Hardware or X-OnX-Off handshaking supported
 Event character support
 Line break transmission

Asynchronous Serial Data BUS (UART)

Supply Voltage USB interface cable
 USB to RS-232 serial adapter

Self-powered: 3.0 to 3.6 V
 USB bus powered: 4.0 to 5.25 V

RoHS-compliant 28-pin QFN (5x5 mm)

Ordering Part Numbers CP2102-GM
 CP2109-A01-GM

Temperature Range: –40 to +85 °C

CONNECTOR

VBUS 1
D- 2
D- 3
D+ 3 ÷ CP2109 only 18 VPP 3 GND SNBA USB 3.3-3.45V 48 MHz Oscillator CP2102/9 640B TX Buffer 576B RX Buffer UART SUSPEND 12 SUSPEND 11 S RTS 24 CTS 23 RXD 25

CP2102/9

CP2102/9

3. Electrical Specifications

Table 2. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient Temperature under Bias	T _{BIAS}		-55	I	125	°C
Storage Temperature	T_{STG}		-65	I	150	ငိ
Voltage on V _{DD} with respect to GND	V_{DD}		-0.3	I	4.2	<
Maximum Total Current through V_{DD} and GND			1	1	500	mA
Maximum Output Current sunk by RST or any I/O pin			Ţ	1	100	mA
CP2102						
Voltage on any I/O Pin, VBUS, or RST with respect to GND			-0.3	Ţ	5.8	<
CP2109						
Voltage on any I/O Pin, VBUS, or RST with respect to GND		V _{DD} ≥ 3.0 V	L -0.3	II	5.8	<
with respect to GND		V _{DD} not powered	-0.3	1	V _{DD} + 3.6	

Stresses above those listed may cause permanent device damage. This is a stress rating only, and functional operation of the devices at or exceeding the conditions in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



Table 3. Recommended Operating Conditions V_{DD} = 3.0 to 3.6 V, -40 to +85 °C unless otherwise specified

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Voltage	V_{DD}		3.0	3.3	3.6	<
Supply Current - USB Pull-up1	l _{PU}		I	200	230	μA
Specified Operating Temperature Range	T _A		40	1	+85	റ്
Thermal Resistance ²	θјΑ		I	32	Ī	°C/W
CP2102						
Supply Current—Normal ³		Normal Operation; V _{REG} Enabled	1	20	26	mA
Supply Current—Suspended ³	REGIN	Bus Powered; V _{REG} Enabled	Ţ	80	100	μA
CP2109						
Supply Current—Normal ³		Normal Operation; V _{REG} Enabled	I	17	23	mA
Supply Current—Suspended ³	KEGIN	Bus Powered; V _{REG} Enabled	1	90	230	μA
Notes: 1. The USB Pull-up supply current values are calculated values based on USB specifications. USB Pull-up supply current is current flowing from V _{-x} to QND through USB null-down/in-ill-up sessions on P _{-x} and P _{-x} .	les are calcula	ated values based on US	SB specifica	tions. USB	Pull-up sup	ply current
 Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad. USB Pull-up current should be added for total supply current. Normal and suspended supply current is current flowing into Variant in Normal and suspended supply current in unicanted by the phase-person. 	layer PCB wind for total sup	ith any exposed pad solo ply current. Normal and the characters of	dered to a F suspended	CB pad. supply cur	rent is curre	nt flowing
Into Veccini. Normal and suspended	SUDDIV CUTTER	nt is quaranteed by char	acterization			

CP2102/9

Table 4. UART and Suspend I/O DC Electrical Characteristics $V_{DD}=3.0\ \rm to\ 3.6\ V, -40\ to\ +85\ ^{\circ}C$ unless otherwise specified

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Baud Rate			ı	ı	921600	bps
Input Leakage Current	_		I	25	50	μA
CP2102						
Output High Voltage		I _{OH} = –10 μA	V _{DD} - 0.1	I	ı	
	Vон	$I_{OH} = -3 \text{ mA}$	$V_{DD} - 0.7$	ı	I	<
		$I_{OH} = -10 \text{ mA}$	Ι	$V_{DD} - 0.8$	ı	
Output Low Voltage		A _μ 01 = 10	1	Ι	0.1	
	V _{OL}	$I_{OL} = 8.5 mA$	I	I	0.6	<
		$I_{OL} = 25 \text{ mA}$	I	1.0	ı	
Input High Voltage	Н		2.0	1	ı	<
Input Low Voltage	٧ _{IL}		Ι	ı	0.8	<
CP2109						
Output High Voltage		Aη 01– = HO	$V_{DD} - 0.1$	Ī	I	
1	νон	$I_{OH} = -3 \text{ mA}$	$V_{DD} - 0.2$	I	I	<
		$I_{OH} = -10 \text{ mA}$	I	$V_{DD} - 0.4$	ı	
Output Low Voltage		I _{OL} = 10 μA	I	I	0.1	
	V _{OL}	$I_{OL} = 8.5 mA$	I	I	0.4	<
		$I_{OL} = 25 \text{ mA}$	1	0.6	ı	
Input High Voltage	٧ _{IH}		$0.7 \times V_{DD}$	Ι	Ι	٧
Input Low Voltage	V _{IL}		_	_	0.6	٧

Table 5. Reset Electrical Characteristics

40 to +85 °C unless otherwise specified						
Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
V _{DD} Ramp Time	t _{RMP}	Time to V _{DD} ≥ 2.7 V	ı	ī	_	ms
RST Low Time to Generate a System Reset	t _{RSTL}		15	ı	ı	ьs
CP2102						
RST Input High Voltage	VIHRESET		$0.7 \times V_{DD}$	Ī	1	<
RST Input Low Voltage	VILRESET		1	Ī	$0.25 \times V_{DD}$	<
CP2109						
RST Input High Voltage	VIHRESET		$0.75 \times V_{DD}$	Ī	ı	<
RST Input Low Voltage	VILRESET		ı	Ī	0.6	<

Rev. 1.8

SILICON LABS

Rev. 1.8



SILICON LABS

4. Pinout and Package Definitions

Table 9. CP2102/9 Pin Definitions

Notes: 1. For CP210	SUSPEND	SUSPEND	ZD.	DCD	DTR	DSR	RTS	CTS	RXD	TXD	P	D+	V_{PP}^2	NC1/	VBUS	REGIN	RST	GND		V_{DD}	Name	
NC 10, 13–22 These pins should be left unconnected or tied to V _{DI} : For CP2102, pin is no connect (NC).	113	123	23	13	28 ³	273	243	233	25	26	5	4		18	8	7	9	3		6	Pin#	
inect (NC).	D Out	D Out	D In	D In	D Out	D in	D Out	D In	D In	D Out	D I/O	D I/O	A Power		D In	Power In	D I/O		Power Out	Power In	Type	
These pins should be left unconnected or tied to V_{DD} .	This pin is driven low when the CP2102/9 enters the USB suspend state.	This pin is driven high when the CP2102/9 enters the USB suspend state.	Ring Indicator control input (active low)	Data Carrier Detect control input (active low)	Data Terminal Ready control output (active low)	Data Set Ready control input (active low)	Ready to Send control output (active low)	Clear To Send control input (active low)	Asynchronous data input (UART Receive)	Asynchronous data output (UART Transmit)	USB D-	USB D+	V _{PP} Programming Supply Voltage	This pin should be left unconnected or tied to V_{DD} . This pin is unused on the CP2102 and may be connected to the Vpp programming capacitor to maintain board compatibility with the CP2109.	VBUS Sense Input. This pin should be connected to the VBUS signal of a USB network. A 5 V signal on this pin indicates a USB network connection.	5 V Regulator Input. This pin is the input to the on-chip voltage regulator.	Device Reset. Open-drain output of internal POR or V_{DD} monitor. An external source can initiate a system reset by driving this pin low for at least 15 $\mu s.$	Ground	3.3 V Voltage Regulator Output. See "10. Voltage Regulator" on page 19.	3.0-3.6 V Power Supply Voltage Input.	Description	

Rev. 1.8

=

16

CP2102/9

7. Asynchronous Serial Data Bus (UART) Interface

The CP2102/9 UART interface consists of the TX (transmit) and RX (receive) data signals as well as the RTS, CTS, DSR, DTR, DCD, and RI control signals. The UART supports RTS/CTS, DSR/DTR, and X-On/X-Off handshaking.

The UART is programmable to support a variety of data formats and baud rates. If the Virtual COM Port drivers are used, the data format and baud rate are set during COM port configuration on the PC. If the USBXpress drivers are used, the CP210219 is configured through the USBXpress API. The data formats and baud rates available are listed in Table 12.

Table 12. Data Formats and Baud Rates

Data Bits	5, 6, 7, and 8
Stop Bits	1, 1.5 ¹ , and 2
Parity Type	Parity Type None, Even, Odd, Mark, Space
Raud Rates ²	Raid Rates 300, 600, 1200, 1800, 2400, 4000, 4800, 7200, 9600, 14400, 16000, 19200, 28800, 38400

51200, 56000, 57600, 64000, 76800, 115200, 128000, 153600, 230400, 250000, 256000, 460800, 500000, 576000, 921600³

- Notes:

 1. 5-bit only.

 2. Additional baud rates are supported. See *AN721: CP210x/CP211x Device Customization Guide*.

 3. 7 or 8 data bits only.

