Drv IIh ac

awijaya

awijaya awijaya

awijaya

awijaya awijaya awijaya awijaya awijaya awijaya awijaya awiiava awijaya awijava awijaya awijaya awijaya awijaya

NERSI Universitas Brav awijaya awijaya awijaya awijaya awijava awijaya awijaya awijaya awijaya

Universita USING CHOPPER STABILIZATION TECHNIQUE sitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Bravijava Universitas Bravijava Universitas Bravijava Univers MAGISTER PROGRAM OF ELECTRICAL ENGINEERING^{as Brawijaya} Unive CONCENTRATION CONTROL SYSTEM AND ELECTRONIC Brawijaya UniverDeclared to obtain qualify Brawlaya Master Degree in Engineering

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

DESIGN OF LOW 1/F NOISE OPERATIONAL AMPLIFIER CELL

FADILA NORASARIN ERITHA

156060312111004

Universitas Brawijaya Universitas Brawijaya **UNIVERSITY** FACULTY OF ENGINEERING Universitas BM A LA A N Gsitas Brawijaya Universitas Brawij 2019 niversitas Brawijava Jniversitas Brawijava

jaya

jaya

orv.ub.ac.id

awijaya

awijaya awijaya

awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya Universitas Brawi awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijava awijaya awijaya awijaya awijaya awijaya awijaya awijava awijaya awijaya

Universitas Brawijaya Design of Low 1/f Noise Operational

NERSI Universitas Brav

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universi Master Thesis as Brawijaya Universitas Brawijaya Universitas Brawijaya

Amplifier Cell Using Chopper Stabilization Universit Technique Brawijaya

> NURL 17 August 2017

ENERGY AND ELECTRONICS COURSE GRADUATE SCHOOL OF ENGINEERING UNIVERSITY OF MIYAZAKI

FADILA NORASARIN ERITHA

Universitas Brawijaya Universitas Brawijaya SUPERVISOR: Prof. KOICHI TANNO

Brawijaya

jaya

Brawijaya

spository.ub.ac.id

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya awijaya Universitas Brawijaya Universitas Brawijaya awijaya DESIGN OF LOW 1/F NOISE OPERATIONAL AMPLIFIER CELL USING CHOPPER STABILIZATION TECHNIQUE Universitas I ersitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya FADILA NORASARIN ERITHA awijaya UniveNIM. 156060312111004 Brawijava awijaya awijaya **Universitas Brawi** awijaya Presented in front of examiners^{Brawljaya} awijaya date of exam : August 30th, 2017 awijaya Declared qualified to obtain awijaya a Master degree in Engineering awijaya Iniversitas Brawijaya awijaya awijaya awijaya awijaya Supervisors Team, awijava awijaya Supervisor II/ersitas Brawijaya Supervisor I awijaya awijaya awijaya awijava Dr. Ir. Ponco Siwindarto, M. Eng.Sc Dr. Ir. Muhammad Aswin, M.T. awijaya awijaya Malang, Universitas Brawijaya Universit Brawijaya Universityitas Brawijaya awijaya Faculty of Engineering, Electrical Engineering awijaya awijaya Universitas BraHead of Electrical Engineering Postgraduate Program iversitas Brawijaya awijaya awijaya awijaya Dr.Eng. Panca Mudjirahardjo, S.T., M.T. UniverNIP 197003292000121001^s Brawlaya awijaya

STATEMENT OF THESIS ORIGINALITY I declare that, to the best of my knowledge, this Thesis does not contain any scientific article published by other person to gain academic degree in a University or higher institution. As well as ideas or opinions that have been written or published by other person, except the ones that is written as quotations and mentioned in the source/references. If it is proven that this Thesis contains traces of PLAGIARISM, I thereby agree that this Thesis is rejected and my academic title (MAGISTER) is cancelled and processed according to the existing regulations (UU No. 20 Tahun 20013,

Pasal 25 ayat 2 dan Pasal 70)

awijaya Universitas Brawijaya awijaya Universitas Brawijaya awijaya Universitas Brawijaya awijaya Universitas awijaya Universitas

awijaya Univ awijaya Univ awijaya Unive awijaya Unive awijaya Univer

Name : FADILA NORASARIN ERITHA NIM : 156060312111004 PM : ELECTRICAL ENGINEERING

awijaya Universitas Brawijaya awijaya Universitas Brawijaya

Universitas Brawijaya Universitas Brawijaya

WIJAY

awijaya awijaya

awijaya awijaya

THESIS TITLE: Student's Name Student's ID Number Study Program Concentration

SUPERVISOR'S TEAM

Supervisor I Supervisor II **EXAMINER'S TEAM**

Examiner I Examiner II Examiner III **Examination Date**

Decree Letter of Examiner : awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawija IDENTITY OF THESIS EXAMINER TEAM Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

s Brawijaya Universitas Brawijaya STABILIZATION TECHNIQUE Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Unive: Fadila Norasarin Eritha Univ : 156060312111004 Versitas Brawijava : Electrical Engineering Control System and Electronic Wilaya

> NURL : Dr. Ir. Ponco Siwindarto Dr. M. Aswin

: Prof. Koichi Tanno : Prof. Ichijo Hodaka : Prof. Matsumoto Hiroaki : August 30, 2017

DESIGN OF LOW 1/F NOISE OPERATIONAL AMPLIFIER CELL USING CHOPPER

pository.ub.ac.id

awijaya awijaya

awijaya

awijaya awijaya

awijaya

awijaya awijaya

awijaya

awijaya awijaya

awijaya awijaya

awijaya awijaya

awijaya Universitas Brawijaya awijaya Universitas Brawijaya awijaya Universitas Brawijaya awijaya Universitas Brawijaya awijaya Universitas Brawijaya



CURRICULUM VITAE The author's name is Fadila Norasarin Eritha. She was born in Kudus, May 18, 1993. She had been living in Muria Indah, Kudus, Central Java, Indonesia and left Kudus in 2011 to get her Bachelor degree at Brawijaya University. In 1999-2005, the first formal education she took was Elementary School II of Barongan Kudus. In 2005-2008, she took Junior High School 1 of Kudus as her formal edu

cation. In 2008-2011, the third formal education she took was Senior High School 1 of Kudus. She began to study in Electrical Engineering, Faculty of Engineering, Brawijaya University in 2011 and graduated in 2015. In the same year, she continued her study in Double Degree Program provided by Brawijaya University and University of Miyazaki. She spent one year for University of Miyazaki and around 2 years for Brawijaya University. She works as a civil servant in *Balai Teknologi Hidrodinamika* of *Badan Pengkajian dan Penerapan Teknologi*

Universitas Brawijaya Universitas Brawijaya

Surabaya.

awijaya awijaya

Universitas Brawijaya Universitas Brawijaya

 A miversitas Brawijaya niversitas Brawijaya niversitas Brawijaya niversitas Brawijaya
 Surabaya, June 18, 2019rawijaya
 Surabaya, June 18, 2019rawijaya
 Universitas Brawijaya
 Universitas Brawijaya

epository.ub.ac.id

014/1201/0	UNIVARSITAS KRAMILAVA, UNIVARSITAS KRAMILAVA, UNIVARSITAS KRAMILAVA	LINIVO/CITOC E/OWILOVO
awijaya	Universitas Drawijaya Universitas Drawijaya Universitas Drawijaya	Universitas Brawijaya
awijaya	Universitas Drawijaya Universitas Drawijaya Universitas Drawijaya	Universitas Brawijaya
awijaya	Universitas Drawijaya Universitas Drawijaya Universitas Drawijaya	Universitas Brawijaya
awijaya	TABLE OF CONTENTS	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	TABLE OF FIGURE	
awijaya	Universitas Brawijava, Universitas Brawijava Universitas Brawijava	Universitas Brawijaya
awijaya	TABLE OF TABLE Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijava, Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Bravijaya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	CHAPTER I INTRODUCTION	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Uni I. Isita BACKGROUND	Universitas Brawijaya
awijaya	1.2 OBJECTIVE	Universitas Brawijaya
awijaya	Unitersitas Br	Universitas Brawijaya
awijaya		Universitas Brawijaya
awijaya	CHAPTER II THEORETICAL LITERATURE	Ilniversitas Brawijaya
awijaya	Univ	Universitas Brawijava
awijaya	2.1 MOS DEVICES AND CHARACTERISTIC	niversitas Brawijaya
awijaya	Un 2.1.1 MOSFET's Physic	iversitas.Brawij5 ya
awijaya	Uni 2.1.2 MOSEET's Characteristic	niversitas Brawijaya
awijaya		hiversitas Brawijaya
awijaya	Uni2.2 NOISES	niversitas.Braw10 ya
awijaya	Univ 2.2.1 MOSFET's Noises	Dniversitas Brawijaya
awijaya		Universitas Brawijaya
awijaya	Unive 2.2.2 1/f Noise	Universitas Braw[4ya
awijaya	2.3 OPERATIONAL AMPLIFIER	Universitas Brawijaya
awijaya awiiaya	2.3.1 Differential Amplifier	Universitas Brawlava
awijaya		Universitas Brawijava
awijaya	2.3.2 Two Stage Operational Amplifier	
awijaya	Uni 2.4 CHOPPER STABILIZATION TECHNIOUE	Universitas Braw26 ya
awijaya	Universitas Brawn, Brawijaya	Universitas Brawijaya
awijaya	CHAPTER III PROPOSED CIRCUIT	Universitas Brav27 ya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya oniversitas Brawijaya oniversitas Brawijaya	Universitas Brawijaya
awijaya	3.2 PROPOSED SYSTEM	Universitas Brav30 ya
awijaya	3.2.1 Folded Cascode Operational Amplifier	
awijaya awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	3.2.2 Application of Chopper Stabilization Technique to Folded	Lascode Universitas Brawijava
awijaya	Unive Operational Amplifier	
awijaya	Universitas Bravijaya Universitas Bravijaya	Universitas Brawagya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
S MALE 1 24 M 24	THE RESIDENCE AND A REPORT OF A DESCRIPTION OF A DESCRIPR	THEFT STREET, STRE

ository.ub.ac.l

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya awijaya Universita FOLDED CASCODE-CHOPPER STABILIZATION TECHNIQUE awijaya awijaya Universitas 4.3 Universitas awijaya awijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya Unive awijaya awijaya NERSI awijaya NURLE awijaya awijava awijaya awijaya awijaya awijaya awijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

Iniversitas Brawijaya Universitas Brawijava

vijaya

Universitas Brawijaya Universitas Brawijaya

Universitas Brawijaya 48

aya

Lepository.ub.ac.id awija awija awija awija awija awija awija awija awija awija

awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Figure 1. Characteristic of biological signals	Universitas Brawijaya
awijaya awijaya	Figure 2. Block diagram of biological signal processing system	Universitas Brawijaya
awijaya	Figure 3. PMOS and NMOS back-gate connection	Universitae Brawij5ıya
awijaya 	Figure 4. MOSFET's physic of n-type	Universitas Brawijaya
awijaya	Figure 5. Substrate connection in a Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Figure 6 PMOS inside an n-well	Universitas Brawijąya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Figure 7. Graphical indistration of MOS's v_{GS} - v_T various value	Universitas Brawijava
awijaya	Figure 8. Channel length modulation effects in MOSFET characteristic	Universitas Brawijaya
awijaya	Figure 9. Current noise source modeling	Universitas Brawljhya
awijaya	Figure 10. Input noise voltage modeling	
awijaya	Figure 11. MOSFET's small signal noise	Ilniversitas.Braw13 ya
awijaya 	Figure 12. Noiseless Operational Amplifier system	Universitas Brawijaya
awijaya	Figure 13 Modeling of poice while output operational amplifier poice is	is taken into account
awijaya	Un	hiversitas Brawijaya
awijaya		iversitas Brawljaya
awijaya	Figure 14. Spectrum of noises	
awijaya	Figure 15. Si/SiO ₂ interface	
awijaya	Figure 16 (a) Schematics of differential amplifier differential output a	and (b) single-ended
awijaya	output	Universitas Brawijaya
awijaya	Figure 17. Small signal analysis of DA differential output	Universitas Brawisya
awijaya	Figure 18 Small signal analysis of DA single-ended output	Universitas Brawijaya
awijaya	Figure 10. Differential output two stage operational amplifier	Universitas Bravojeva
awijaya	Universitas	Universitas Brawijaya
awijaya	Figure 20. Single-ended output two stage operational amplifier	Universitas Braw2hya
awijaya	Figure 21. Small signal of Two Stage Operational Amplifier	
awijaya	Figure 22.Bode-plot of single-ended output without phase compensation	on
awijaya	Figure 23. Two stage operational amplifier compensated	Universitas Brawijaya
awijaya	Figure 24. Small signal operation amplifier compensated	Ilniversitas Brawljava
awijaya	Figure 25 Bode-plot of single-ended output compensated	Universitas Brawijaya
awijaya	Figure 26. CST scheme of works	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijava
awijaya	Figure 27. IA schematic with CST implementation	Universitas Brawijaya
awijaya	Figure 28. FBDDA-DDA schematic with CST implementation	Universitas Bray 28 ya
awijaya	Figure 29. (a) FBDDA symbol (b) DDA symbol	
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya

BRAWIJAYA

spository.ub.ac.id

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Figure 33. Small signal of class AB common source sites. Brawline and San Strain Strai Figure 34. Combination of folded cascode operational amplifier with class AB common awijaya awijaya mode amplifier Java Universitas Brawijava Universitas Brawijava Universitas Braw 33 va awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya Figure 43. Circuit simulation of Op-Amp operation (a) and combination of Op-Amp and awijaya aya awijaya awijaya Figure 54. Comparison of conventional IA and proposed circuit awijaya awijaya awijaya awijaya awijaya Universitas Brawilyva

ository.ub.ac.id

awijaya

awijaya awijaya

awijaya awijaya Table 1. Simulation conditions awijaya awijaya

NERSI

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

TABLE OF TABLE

Universitas Brawijaya Universitas Brawijaya

Universitas Dewijaya Universitas Brawijaya

Unive

tas Brawijaya Universitas Brawijaya

vijaya

NURLY

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Braw40 ya Brawijaya Universitas Brawijaya Universitas Brawijaya

 Table 4. Resistors of conventional IA
 49

Iniversitas Brawijaya

Ilniversitas Brawiiyva

oository.ub.ac.id

awijaya awijaya

Unive

NERSI

Universitas Brawijaya Universitas Dewijaya Universitas Brawijaya

I dedicate this thesis to Mom and Dad.

Without their love and support,

I would never stay strong and keep moving when I broke down.

Universitas Brawilava

awijaya awijaya

awijaya

awijaya awijaya awijaya awijaya awijaya

awijaya

awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

spository.ub.ac.id

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya ACKNOWLEDGEMENTS awijaya awijaya awijaya Universi I would like to thank God, the Greatest Creator of all, Allah SWT, for always being va there and giving me a lot of strength, happiness, peace of mind and guidance in my days of completing my master course study. Just because of Him, I could have completed my awijaya Universitas Brawijava Universitas Brawijava Universitas Brawijava graduate study. I would also like to thank my advisor, my supervisor, my inspiratory, and my awijaya awijaya guardian: Prof. Koichi Tanno, for his patience, suggestion, and a lot of other things that he awijaya gave me (and I could not list it one by one) throughout my graduate study. His criticism awijaya awijaya and advice made me grow not only as an engineer or a researcher but also to be a better awijaya person. He taught me from zero until I can be like hero. Thanks also to Dr. Ponco and Dr. awijaya awijaya Aswin as my advisor in Indonesia, precisely on University of Brawijava, for the supports awijaya and contributions in my study until I can finish my research in University of Miyazaki. awijaya awijaya During my study, I had so many friends whom I appreciate for supporting me and awijaya awijaya helping me. Thanks to all member of Center for Integration Technology Laboratory awijaya especially Zainul Abidin, Agung Setiabudi, Mai Tabara, Ryoichi Miyauchi, Shota Mago, awijaya awijaya Yuken Yakushiji and Ryouta Kohira for their patience and accessibility when I had a awijaya technical question and another non-technical problem, special thank you I would like to awijaya awijaya give to Mizuki Maiguma because he always accompanies me through every night when I awijaya wrote my master thesis. I also appreciate Mrs. Toyama for helping me in my research and awijaya awijaya daily life. awijaya

I would like to thank the members of Indonesian Student Association of Miyazaki and the other foreign students for their social contribution to my experience as a graduate student at the University of Miyazaki.

I would like to say thank you very much to my parents (Mom, Dad, Mama, and Papa), my sisters and brother, and my large family for their endless support, advice, love, va awijaya awijaya and prayer until I can continue my study without any difficulties. Universitas Brawijaya awijaya Universi More, I would like to say a lot of thanks to my Husband, Ruyung Hikayana, who is variable awijaya awijaya always there for me, supporting me in anything, praying for me, motivating me and waiting awijaya for me in Indonesia without any complaints. Finally, I would like to thank everyone for Universitas Brawijaya their endless support and encourages whenever I was in trouble. Universitas Brawijaya awijaya

Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rraw

pository.ub.ac.id

awijaya awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya ABSTRACT Brawijaya Unive Chopper stabilization technique can be widely employed for differential-input and differential-output amplifiers and can be implemented chopper switches back and forth of amplifiers. Actually, instrumentation amplifiers with chopper stabilization technique were designed and implemented in our laboratory. In this case, the chopper stabilization technique was employed for the first block only because the output of the second block is single ended form. Therefore, 1/f noise generated in the second block could not be removed Land was observed at the final output, awijaya Universitas Brawijaya Universitas Brawijaya Unive In this master thesis, the low 1/f noise operational amplifier cell with differential-input va and single-ended-output using chopper stabilization technique is presented. Especially, I focus on the symmetric property of the output cascade structure in the folded cascade operational amplifier, new chopper stabilization technique is applied to folded cascade based operational amplifier.

The proposed circuit was designed by Phenitec Semiconductor 3-Metal 0.6 µm CMOS process and evaluated by using HSPICE. According to the simulation results, I could confirm the proposed operational amplifier operates well. It has stable response (58.018° of phase margin) and high gain (126.56 dB). Moreover, 1/f noise (as representation of inside noise of operational amplifier) can be separated with input signal, and then it is removed perfectly at the output node. Furthermore, the proposed circuit is applied into inverting amplifier circuit and instrumentation amplifier for its application examples. These circuits were also evaluated by HSPICE. I could confirm that the application circuits also operated

well as theory.

Universitas Brawijaya Universitas Brawijaya Universitas Brawijava Universitas Brawijava

Universitas Brawlinva

pository.ub.ac.id

awijaya awijaya awijaya

awijaya

awijaya awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas CHAPTER Tas Brawijaya Brawijaya INTRODUCTION away 1.1 Background Universitas Brawijaya Universitas Brawijaya Universitas Birthrate in each country around the world is greatly increasing every year. Some va of countries suffer of low life expectancy. However, more than 40 years, life expectancy is estimated 25 years longer than 1900 era. This is the real proof of life expectancy increment. This happen because of medical and health care system Univer development [1]. Electrooculogram (EOG), electroencephalogram (EEG), electrocardiogram (ECG), electromyogram (EMG) are widely used to operate medical and health care system. These are kinds of signal which are very weak and known as biological signals. The biological signals have a small amplitude and low frequency [2]. This condition is described by Figure 1, the range of most known biological signals are in the order of μV to mV and works on the order of Hz to a few kHz. This characteristics

are expressed in detail in Figure 1 [3].

a Universita Universita Universita Universitas Universitas Bravijaya Ur Universitas Bravijaya Ur



Universitas Brawijaya Universitas Brawijaya Iniversitas Brawijaya Universitas Brawijaya Arsitas Brawijaya Universitas Brawijaya

BRAWIJAYA

awijaya

awijaya awijaya

awijaya

awijaya awijaya

awijaya

awijaya

awijaya

awijaya

awijaya

awijaya awijaya

awijaya

awijaya

awijaya

awijaya

awijaya awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya

awijaya awijaya awijaya Universitas Brawijaya Universitas Brawijaya



Universitas Brawijaya Universitas Brawijaya Figure 2. Block diagram of biological signal processing system

Universitas Figure 2 explains about block diagram of biological signal devices system. In this biological signal devices, biological signal is acquired by a pair of electrodes. Processing, recording and analyzing will come after that. The output of processing term (inside sensor interface block) will enter some devices to be recorded and analyzed [4]. This system is known as biological signal processing.

In spite of this system description and its extensive use, a lot of difficulties especially in practical term cannot be avoided[5]. One of this problem occurs in amplifier of sensor interface block, (refers to Figure 2). As common knowledge, an amplifier has a lot of semiconductor devices inside, especially MOSFET transistor. Unfortunately, 1/f noise or also known flicker noise or pink noise is spread over in Univer MOSFET transistor [6]. In addition, 1/f noise has a characteristic to dominate low frequencies and if the device size is reduced, its amount will increase [7]. Furthermore. niver it will show up randomly and made a limitation for information signal (biological) signal), thus the signal is difficult to be detected. However, through 1/f noise power spectral density distribution, 1/f noise behavior can be predicted [8]. Such of biological signal condition (low frequency range and the characteristic of *l/f* noise) is emphasis if biological signal has to be amplified before it is analyzed. In addition, the used amplifier would be better if has the following characteristic: large voltage gains, stable in responses, and small noises. Noted, input sensor provide not only common mode DC offset but also common mode in 50 Hz or 60 Hz power transmission line [9]. This will give additional noises. Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rrawij²va

awijaya awijaya

awijaya awijaya

awijaya awijaya

awijaya

awijaya

awijaya awijaya awijaya awijaya

awijaya awijaya

awijaya

awijaya

awijaya

awijaya awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya The example of this amplifier is Instrumentation Amplifier (IA) which consists Univer of Fully Balanced Differential Difference Amplifier (FBDDA) and Differential Difference Amplifier (DDA) which are combined with Chopper Stabilization Univer Technique (CST) [10]. However, in this circuit, CST was applied onto FBDDA only. Therefore, noises and offset in DDA was not reduced using this technique. Moreover, awijaya awijaya it is difficult to apply CST directly into operational amplifier with single-ended input. awijaya In order to overcome this problem, Design of Low 1/f Noise Operational Amplifier awijaya awijaya Cell Using Chopper Stabilization Technique is proposed. In this thesis, CST is awijaya implemented into amplifier and packed as one Operational Amplifier Cell. awijaya

SITAS

1.2 Objective

The objective of this master thesis is to design an operational amplifier which has differential input and single-ended output, with *1/f* noise reduction. In order to achieve this objective, Folded Cascode Operational Amplifier (FC Op-Amp) with new Chopper Stabilization Technique (CST) are employed.

1.3 Outline

The organization of this master thesis starts in Chapter 1. This chapter 1 is about a brief introduction of the master thesis which contains background of the research, objective and master thesis outline. Chapter 2 explains of theoretical literatures. Several main points are mentioned

in chapter 2, they are: basic of MOSFET transistor, Noises, Operational Amplifier and lastly Chopper Stabilization Technique.
 Basic of MOSFET transistor devices is explained about MOS terminal pins, its physical conditions and the last is about its characteristics. In physical conditions, there will be described of design and fabrication of MOSFET transistor. Working region of MOSFET transistor is explained in MOSFET's characteristic. The current of MOSFET is influenced by bias voltage each terminal will be explained.

awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

Universitas Braw Universitas Braw Universitas Braw Universitas Braw Universitas Braw Diversitas Braw Diversitas Braw

awijaya

awijaya

awijaya awijaya

awijaya awijaya

awijaya

awijaya awijaya

awijava

awijaya

awijaya awijaya

awijaya awijaya

awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya awijaya Following the prior explanation, noises are explained in next part. In the Univer beginning of this explanation, this master thesis explains about noises in general. Next, this noises are focused on MOSFET's noise. It will be about its noise modeling awijaya univer and equations. Therefore, as addition, briefly it will be shown the equivalent circuit of noiseless operational amplifier and the noise equivalent place. 1/f noise is one kind awijaya awijaya of special noise got more detailed in this master thesis such as its features, its awijaya connection with another noise, etc. awijaya The literature of operational amplifier is written down next. Differential awijaya awijaya Amplifier (DA) and its equation derivation will be stated. Then, two stage operational awijaya awijaya amplifier is described. On the last point of chapter 2, Chopper Stabilization awijaya awijaya Univer Technique (CST) is the main topic. In this part, the operations of CST are expressed. awijaya awijaya Chapter 3 is written to unfold the basic idea of the proposed system. Before the awijaya proposed system described, a brief of IA and FBDDA-DDA will be explained. This awijaya

will be focused on its responses, the reduction of offset and l/f noise, and the condition of DA for IA and DDA for FBDDA.

After that, operational amplifier cell is proposed in order to overcome this problem. Its component will be exposed one by one. Explanation is given in each part of it, such as the explanation about how the folded cascode works, its equations, then its connection to class AB common source (stands for second stage of operational amplifier) and its pole condition. The last part will be explained about CST relationship and its noise reduction.

Next chapter is written down to explain about analysis and discussion. In this chapter 4, simulation results of proposed system are shown and explained. The comparison result of IA (as representation and simple circuit of FBDDA-DDA) and the proposed system will be analyzed. The last is chapter 5. It contains the conclusion and the recommendation for future work in respect to this master thesis.

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya awijaya Universitas Brawijaya Universitas Brawijaya Universita CHAPTER II as Brawijaya awijaya Universitas Brawijava U2.1 er MOS Devices and Characteristic Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya Universitas Metal Oxide Semiconductor Integrated Circuit (MOS IC) is one of several awijaya semiconductors in the world. MOS consist of two type, PMOS and NMOS. Both of awijaya awijaya them are complement of each other and has four pins or four terminals. These pins awijaya are Gate, Source, Drain and Back-Gate/Bulk. The back-gate for PMOS connects to awijaya awijaya VDD and NMOS case, it connects to VSS. This connection is shown in Figure 3[11]. awijaya RD iaya Universitas Brawijaya awijaya awijaya VDD awijaya awijaya awijaya awijaya awijaya NMOS PMOS VSS awijaya awijaya awijaya Figure 3. PMOS and NMOS back-gate connection inversitas Brawijaya awijaya awijaya awijaya Univer 2.1.1 awijaya **MOSFET's Physic** awijaya Figure 4 shows the diagram of MOS device physic. This MOS device is fabricated on a p-type substrate (as its body), and then n-regions is doped awijaya onto it. This will be forming a source and drain terminal. For the gate of awijaya Universitas Brawthis device, it is heavily doped of Poly-silicon and thin layer of Silicon va awijaya awijaya Dioxide (SiO_2) in order to insulate the gate from the substrate [7]. awijaya awijaya awijaya Universitas Brawii⁵va Universitas Brawijava Universitas Brawijava

awijaya awijaya

Universitas Brawijaya G Poly Oxide n+ n+

Universitas Brawijaya Universitas Brawijaya Figure 4. MOSFET's physic of *n*-type For width of MOSFET, it is are the dimension of the gate along the source-drain path. Length of MOSFET is defined as the one which is perpendicular with width. Both of them are important parameter of MOSFET, known as W and L.

Ldrawn

p-substrate

In spite of the fact that Figure 4 has a large scale of W and L, the actual size is in order nanometer. Furthermore, the improvement of nowadays technologies, making this size reduces until less of nanometer. However, the effective channel is slightly different from the drawn channel, especially in length case. This effective length channel is smaller due to fabrication's "side-diffuse". The amount of side-diffusion is noted as LD and is shown in Equation 1.

 $L_{eff} = L_{drawn} - L_D$

Universitas Arawijaya Universitas Brawijaya

awijaya awijaya awijaya awijaya awijaya Universitas Rrawijava

MOSFET's substrate is a greatly influence of the device Universitian Braw characteristics. In typical MOSFET operation, the source and drain a junction diodes have to be reverse-biased. NMOS substrate is connected to Universitas Braw the most negative supply in the system so that PMOS will have reverse y condition. The substrate connection is depicted in Figure 5. Universitas Brawijaya Universitas Brawijaya Universitas Brawiigva Universitas Rrawijava Universitas Rrawijava

awijaya

awijaya awijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universita Brawijaya USiversitas Br Universitas Brawijaya Universitas Brawijaya Universitas Brawijava Unive sitas Brawijaya Universita Brawijav Universitas Brawijava a Universitas Brawijav awijaya Univep-Substrate aya Universitas Brawijaya awijaya as Brawijaya awijaya Figure 5. Substrate connection [12] awijaya awijaya The action of device (such as current flow) takes a place in the awijaya awijaya substrate region under gate oxide. As shown in Figure 5, there are two awijaya structure of n doped region and both of them is symmetric. In order to awijaya awijaya distinguish drain and source, it needs to look on their carrier. Source is awijaya defined as terminal which is provided by charge carriers (electron for awijaya awijaya NMOS and hole for PMOS) whilst drain is the terminal that collect them. awijaya While voltages on terminals vary, drain and source may be changed. awijaya awijaya In actual, PMOS and NMOS are packaged as one (and known as awijaya Complementary Metal Oxide Semiconductor or CMOS). They are awijaya awijaya fabricated on the same wafer. For this reason, one type is placed in a "well" awijaya and it is PMOS like what is shown in Figure 6. awijaya awijaya awijaya Univers awijaya aya _D Universitas Brawijaya S D S Universitas Brawijaya Ŷ ap⁺Ur awijaya erptas in⁺s n^+ p^{+} awijaya n-Well p-Substrate awijaya awijaya Figure 6. PMOS inside an *n*-well awijaya awijaya awijaya Univer 2.1.2 ra MOSFET's Characteristic niversitas Brawijava awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawija There are various regions of MOSFET's operation depended on value va Universitian Brawieve of $V_{GS} - V_T$. For example, when $V_{GS} - V_T \le 0$ or $V_{GS} - V_T$ has a negative Universitas Brawijava Universitas Brawijava Universitas Brawijava Universitas Brawijava

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya value, it means that MOSFET is in cutoff region and channels work as open Universitas Bracircuit ($I_D = 0$). The other regions can be known based on Equation 2, aviaga Universitas Brawijaya Universitas Brawijaya $=\frac{\mu_o C_{ox} W}{V_{CS} - V_T} - \left(\frac{V_{DS}}{V_{DS}}\right)$ Universitas Brawijaya Brawijaya $\left(V_{GS}-V_{T}\right)-\left(\frac{v_{DS}}{2}\right)$ Vawijaya Universitas Brawijay Universitas Dawijaya Universitas Brawijaya UniverLitas Brawijaya Univer2ta Universitas Brawijaya Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya Universitas Brawija Where: μ is carrier effective mobility, C_{ox} is capacitance of the oxide value of awijaya layer per unit area, W is width of MOS transistor, L is length of MOS Universitian Bra transistor, V_{gs} is gate-to-source voltage, and V_T is the threshold voltage of values of the second sec awijaya the MOS transistor. awijaya Figure 7 shows the graphical illustration of MOS various $V_{GS} - V_T$'s awijaya awijaya awijaya result. This graphic is also known as graphic of modified Sah's equation [13]. awijaya The top of each curve (maximal value) represents of the saturation value of awijaya MOS transistor. This point occurs while V_{DS} enters saturation. Not only that, awijaya this point acts as boundary of the other MOSFET's operation regions. This awijaya point equation is presented with Equation 3. $V_{DS (sat)} = V_{GS} -$ Universitas Brawijaya Universitas Stawijaya

awijaya Universi awijaya Universita awijaya Universita awijaya Universitas awijaya Universitas Bra awijaya Universitas Bra awijaya Universitas Brawijaya U

 $V_{DS} = V_{GS} - V_T$

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Figure 7. Graphical Illustration of MOS's V_{GS}-V_T various value Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Iniversitas Brawijaya Universitas Brawijaya

versitas Brawijaya versitas Brawijaya itas Brawijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya While V_{DS} has a value less than V_{DS} (sat) but greater than $V_{DS}=0$, Universitas Brawijaya Universitas Bra MOSFET works in triode/linear operation. In this region, current pass va Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitian Brathrough from drain to source with its slope is proportional to $V_{GS} - V_T$. The values of the source with the slope is proportional to V_{GS} and V_T . awijaya curve bends because the channel resistance increase with V_{DS} and it gets awijaya Universitas Bra saturated because the channel is pinched off at drain end, so that the amount ya awijaya of V_{DS} will not affected the increment of I_D anymore. awijaya awijaya Universitas Brawija The area when V_{DS} is greater than $V_{DS(sat)}$ is called saturation region. In Va Universitas Brawijaya Universita awijaya ya Universitas Brawijaya Universitas Brawijaya Universitas Brathis kind of situation, while $K_n = \mu_o C_{ox}$, Equation 2 changes to as Brawijaya **Universitas Brawi** awijaya awijaya $I_D = K_n' \frac{W}{2L} \left(V_{GS} - V_T \right)^2$ awijaya awijaya awijaya awijaya Equation 4 elucidates if I_D will remain constant even though it is already awijaya awijaya passed through $V_{GS} - V_T$ state. However, in reality, it did not. At first, a awijaya little current is still present due to electromagnetic effect which is forcing awijaya electron to pass through against gradient potential. Furthermore, this current becomes bigger because of channel length's reduction while the V_{DS} value awijaya is increasing. This kind of phenomenon known as "channel length awijaya awijaya modulation". Thus, the I_D equation changes into: 6 B A III $I_D = K_n \frac{W}{2L} \left(V_{GS} - V_T \right)^2 \left(1 + \lambda V_{DS} \right)$ vijaya awijaya Which λ stands for typical coefficient channel length modulation (0.02 awijaya awijaya Universitas Bra V⁻¹). This effect of channel length modulation is expressed in Figure 8. will ave awijaya awijaya awijaya awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

Universitas (4) awijava

Universitas (5) wijaya

Universitas Rrawijava Universitas Rrawijava

Universitas Brawii9va

ository.ub.a

awijaya

awijaya

awijaya

awijaya

awijaya

awijaya awijaya

awijaya awijaya

awijaya

awijaya awijaya

awijaya

awijaya awijaya

awijaya

awijaya

awijaya

awijaya awijaya

awijaya

awijaya awijaya

awijaya

awijaya awijaya

awijaya

awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya



Figure 8. Channel length modulation effects in MOSFET characteristic

2.2Noises

Iniversitas Brawijaya

All of semiconductors devices have noises. They are known spread over in semiconductor itself. Noise itself has a definition as an unexpected fluctuation occurred in system. With respect to noise processes, it can be categorized as a random stochastic function in the function of time domain. Despite its randomness, average power and another properties of the noise manage to be observed through its "statistical model" even though its amplitude cannot. These spontaneous of fluctuations are unwanted parameter, it has to be reduced because they commit distortion onto the information.

Universitas As in for noise classification, it will be depended on the emphasis and the interest va of the readers, the same materials are capable to be arranged in different ways [14]. Univer Several of examples for noise classification are shown in [13-15]. Respectively, the value of the several of examples for noise classification are shown in [13-15]. classification of noise is chosen due to: its applicability in communication engineer Univer that concerns in receiver noise [13], its components system quality [15], and they a places where the noise generates [16]. Universitas Brawijaya Universitas Brawijaya Universitas Braw¹⁰va Universitas Brawijava Universitas Brawijava Universitas Brawijava

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya awijaya Universita Universita s Brawijaya Universitas Brawijaya MOSFET's Noises Mijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Several type of noises present on MOSFET, the most important source Universitas Bra for noise are thermal noise, shot noise, generation-recombinant noise, 1/f ersitas Brawijaya Universi noise, $1/f^2$ noise, burst or random telegraph signal (RTS) noise and Universitas Bra avalanche noise [17]. However based on phenomenology, they are four main va awijaya awijaya types as MOSFET's fundamental noise: thermal noise, shot noise, awijaya awijaya Universitas Brageneration-recombinant noise and low frequency noise or is often called as Universitas Brawijaya awijaya 🛶 🛛 🗠 🗠 🗠 🗠 🗠 🗠 🗠 🗠 🗠 🗠 🗠 🗠 Universitas Bra 1/f noise. awijaya piversitas Brawijaya Universitas Brawijaya Universitas Brawija For modeling noise, usually noiseless component or even system is used awijaya and connected into current or voltage source or even both of them. These awijaya awijaya sources are intended for noise sources representation. awijaya Equivalent diagram of MOSFET with attached noise source is shown in awijaya awijaya Figure 9 and Figure 10. They stand for MOSFET with current noise source awijaya modeling and input noise voltage modeling, respectively. These figures awijaya consist of thermal and 1/f noise. There, noises are replaced with one source which is their summation result. The only differences is in what form they awijaya are represented. awijaya awijaya awijaya awijaya DC H awijaya nįversitas Brawijaya $\mathbf{u}_{thd}^{z} + \mathbf{u}_{1/d}^{z}$ awijaya Universitas Gawijaya Uni awijaya 9 Brawija awijaya VSS awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya awijaya Universitas Figure 9. Current noise source modeling versitas Brawijava Universitas Brawijaya Universitas Brawijaya Ilniversitas Rrawlava Universitas Brawijava Universitas Brawijava

awijaya awijaya

Universitas Brawijaya Universitas Br Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Blawijaya Universitas BGwijaya Universitas Powijaya Universitas Brav

Iniversitas Brawijaya jaya<mark>∨\$</mark>Siversitas Brawijaya 2/ersitas Braw Vhiversitas Brawijaya aya Iniversitas Brs Oaya

Figure 10. Input noise voltage modeling versitas Brawijaya

ijaya Universitas Brawijaya

Universitas Brawijaya

Thermal and 1/f noise have their own representation. Equation 6 and 7 stands for intensities of current source replacement for thermal noise and 1/f

noise, respectively.

 $\overline{i_{thd}^2} = 4kT$

niversitas <mark>K</mark>awijaya niversitas Brawijaya Universitas (7) awijaya ijaya

As for equivalent current noise source, it is the summation of Equation 6 and 7. It is expressed into Equation 8, while input noise voltage can be Universitas Bra formed like Equation 9, where K is a 1/f noise constant of process dependent ya on the order of 10^{-25} V²F on the bandwidth of 1 Hz and k = 1.38×10^{-23} J/K Universitas Braas the Boltzmann constant ava Universitas Brawijaya Universitas Brawijay $\overline{i_n^2} = \overline{\lim_{n \to \infty} i_n^2} \overline{i_n^2} \overline{i_n$ tas Brawijaya Universitas Brawijaya $\left(\frac{8}{3}kTg_m + \frac{Kg_m}{WLC}, \frac{1}{f}\right)\Delta f$ Universitas (8) awijaya $\frac{1}{WLC_{ox}} \frac{\Delta f}{f}$ Ilniversitas Rraw¹²va Universitas Brawijava Universitas Brawijava

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya awijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Un $\overline{i_{thd}^{2}}$ rsit $\overline{i_{thd}^{2}}$ Brawijaya Universitas Brawijaya Universitas Brawijay $\overline{i_{2}}^{2}$ Un $\overline{i_{thd}^{2}}$ st $\overline{i_{fd}^{4}}$ rawijaya Universitas Brawijaya Universitas Brawijay $\overline{v_{n}^{2}}$ En versitas Brawijaya Universitas Brawijaya awijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Un versitas Brawijava Universitas Brawijava $\coprod_{i \in \mathbb{N}} \frac{1}{kT} = \underbrace{\lim_{k \to \infty} \frac{1}{k} \lim_{k \to \infty} \frac{1}{kT} \lim_{k \to \infty} \frac{1}{kT}$ Universitas (9) wijaya awijaya $U(3g_m) = WLC_{ox} f_{ox} f_{ox}$ Brawijaya Universitas Brawijaya awijaya awijaya awijaya Universitas Brawija Using some knowledge of how the MOSFET fabricated so it can trigger awijaya awijaya Universitas Brasome noises, which will be explained in next section, the equivalent small awijaya Universitas Brasignal analysis can be drawn for MOSFET transistor (shown in Figure awijaya awijaya 11)[18] awijaya awijaya awijaya Cgd G awijaya Iniversitas Blawijaya **o**awijaya awijaya awijaya sitas Brawijaya <u>s B</u>rawijaya awijaya i_{thd}^2 Brawijaya **≷**r₀ gmVi Cgs Vi awijaya awijaya Pawijaya awijaya S awijaya awijaya awijaya Figure 11. MOSFET's small signal noise niversitas Brawijaya awijaya In reality, Operational Amplifier (Op-Amp) system contains a lot of MOSFET inside. The modeling of its noise is shown in Figure 12 while the awijaya modeling of outside noise such as thermal noise from resistor is added, will awijaya be expressed in Figure 13[19]. The magnitude of them are typically on awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya _lori pA/itas Brawijaya Universitas Brawijaya Universitas Bra $N_{e}/$ awijaya Universitas Braw $\sqrt{a}\sqrt{Hz}$ Univ $\sqrt{rs}\sqrt{Hz}$ Brawijaya Universitas Brawijaya awijaya awijaya awijaya Iniversitas Rraw13va Universitas Rrawijava Universitas Rrawijava

ory.ub.ac.id

awijaya awijaya awijaya awijaya

awijaya

awijaya

awijaya awijaya

awijaya

awijaya

awijaya awijaya

awijaya awijaya

awijaya

awijaya

awijaya

awijaya awijaya

awijaya

awijaya

Universi

Universitas Brawi

Brawijaya

Universitas Brawijaya awijaya awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

rsitas Brawijaya





 v_{thd1}^2

 $v_{thd\,2}^2$

 R_1

R₂

Universitas Brawijava Universitas Brawijava

Iniversitas Brawijaya V_{DD} NOISELESS wijaya OP AMP niversitas Brawijaya

+

siyas Brawijaya ersitas Brawijaya

Universitas Brawijaya

Figure 13. Modeling of noise while output operational amplifier noise is taken

Universitas Brawijaya Universitas Brawijaya

Universitas Brawijaya Universitas Brawijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

Flicker noise or also known as pink noise or 1/f noise is dominating low

Universitian Brading frequencies. Even though the frequency ranges are very low and up to 10^{-6}

Universitas BraHz, flicker noise still can be found. It disturbs all semiconductor devices. MOSFET and CMOS is one kind to suffer a lot. The intensities of 1/f noise

Universitas Brais larger than thermal noise for frequency below 1-10 kHz [20]. In Universitian Bra application, the amount of 1/f noise is not only larger than thermal noise, it

Ilniversitas Brawijava Universitas Brawijava Universitas Brawijava Universitas Braw¹⁴va

into account grawijaya

awijaya awijaya awijaya

orv.ub.a

awijaya awijaya

awijaya

awijaya awijaya

That is, Universitas Brawijaya $f_{knee}^{\sf Univ}$

Universitas BraIt is explained if the power spectral density (PSD) function of 1/f noise is a proportional to frequency in inverse state (like what Equation 7 states) or Universitas Bracan be expressed as: Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas (10) vijava Where the value of α is vary in range 0.7-1.3 typically. The vertical axis (y-axis) of Figure 14 as a function frequency f, represents the intensity of current sources or input noise voltages $\int_{\Delta f} v_n^2 / \Delta f$). If $f < f_{knee}$, then 1/f noise is the dominant noise component, and if $f > f_{knee}$ the white noise is the prevailing noise on the device. The

and white noise are equal to each other. Figure 14 is shown of noise spectrum.

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

is still bigger than all present noises combined together (white noise). The

Universitas Braintersection of white noise and 1/f noise is called f_{knee} . In this point, 1/f noise values of the second secon

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

expression of f_{knee} due to respect to thermal noise can be written as,

 $4kT\left(\frac{2g_m}{3}\right)\Delta f = \frac{Kg_m^2}{WLC_{ox}}\frac{1}{f_{knee}}\Delta f$

 $S_{knee} = \frac{K}{WLC_{ox}} g_m \frac{3}{8kT}$ versitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Rrawijava Universitas Rrawijava

Universitas Srawijaya Universitas Brawijaya Universitas Brawijaya Ilniversitas Rraw¹⁵va

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya awijaya [A²/Hz] 1/f noise spectrum white noise Noise (awijaya awijaya awijaya logf awijaya **f**_{knee} awijaya Univer Figure 14. Spectrum of noises. awijaya vijaya awijaya 1/f noise is associated with material failures or its imperfections during awijaya awijaya fabrication. Depending how 1/f noise occurs in devices, there are two ways awijaya to model it: Surface Model and Bulk Model developed by McWhorter in awijaya awijaya 1957 [21] and Hooge in 1969 [22], respectively. awijaya awijaya awijaya awijaya Polysilicon awijaya SiO₂ awijaya Dangling awijaya Bonds awijaya Silicon Crystal awijaya awijaya awijaya Figure 15. Si/SiO₂ interface awijaya awijaya In case of MOSFET and CMOS, the Surface Model suits them better awijaya awijaya Universities Brothan the other. 1/f noise on these devices has directly connected into interface years of Silicon Crystal (Si) and Silicon Oxide (SiO₂) quality. Since Si is ended at Universitas Brathis interface, many "dangling bonds" (shown in Figure 15) appears and randomly trapped some charge when it pass through there. This charge will Universitas Brabe released in time that cannot be predicted. This kind of condition triggers ya flickering energy occurs in the drain current.

Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rrawijava

Universitas Rraw 16va

awijaya awijaya awijaya

awijaya awijaya

awijaya

awijaya

awijaya

awijaya

awijaya awijaya

awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya The amount of 1/f noise increases along with the reduction of device Universitas Brasize. That is why, quality and reliability of devices usually seen from the va resistances of the device itself to 1/f noise or how much it level corrupted in Universitas Brathe device. From the equations and 1/f noise spectrum, can be concluded if 1/f noise gets reduced, the other noise which is included in white noise will awijaya Universitas Brabe also reduced itas Brawijaya Universitas Brawijaya awijaya awijaya PMOS is the well-known of MOSFET transistor which exhibit less 1/fUniversitian Branoise than NMOS transistor. The reason is, PMOS transistor carry holes in Va niversitas Brawijaya Universitas Brawijaya Universitas Braa "buried-channel". awijaya BRAW, awijaya

2.3 Operational Amplifier

Differential Amplifier 2.3.1

Differential amplifier (DA) has a lot of advantageous over single-end operation. First, DA has higher immunity to noise. Second, DA increases maximum achievable voltage swing. Third, DA also has simpler biasing and higher linearity, and many others.

Iniversitas Brawijava

DA is built from two schematics refer to the way it gives output signal, from two point or one point. Two point is differential output DA and one point is single-ended DA. They are shown in Figure 16 (a) and (b), respectively. In case of differential output, the value of output is subtraction of both side output (plus and minus). In case of single-ended output, it is the Universities Brasimplification of differential output. M3 and M4 in Figure 16 (a) act as Universitas Bracurrent sources. They have same value, which can be replaced by using value, which can be rep current mirror. This technique will give single-ended output which is **Universitas Brawij** Universitas Braexpressed in Figure 16 (b).ava Universitas Brawijaya Universitas Brawijaya In order to calculate gain of both of schematics, small signal is used. Universitas Bra Figure 17 and Figure 18 are the small signal for DA differential output and ya DA single-ended output. Using nodal analysis, and substituting each node, Universities Brothe amplification will be expressed exactly in Equation 16 and 20. Browijaya Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rraw¹Ava

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya awijaya awijaya Universitas Brawijaya Universitas Brawilaba awijaya Universitas Brav Universitas Brawijaya Universitas Brawijaya Universitas Browij Universitas En Jniv MS MS Wiversitas Brawijaya Universitas Brawijaya niversitas Brawijaya M5 rsitas Brawijaya Universita V_{BIAS1} niversitas Brawijay tas Brawijaya Universitas Br Universitas B rawilava Brawijaya awijaya **O**wija O 0 0 awijaya V_{IN1} V_{IN2}aya V_{IN2} UniverN1a M1ava M2 awijaya vM1/a U-M2 0 Brawijava Universitas awijaya Uni IOUT. V_{BIAS2} Voutziiaya Universitas B Un VOUT1as Voutiava awijaya awijaya M4 **M3** M3 awijaya awijaya University as 🕁 awijaya awijaya (a) (b) awijaya awijaya awijaya Figure 16 (a) Schematics of differential amplifier differential output and (b) awijaya awijaya single-ended output awijaya awijaya awijaya awijaya vijava Un V_{OUT1} V_{OUT2ava} awijaya 个 r₀4\$ ≤r_{o2} \mathbf{J} gmVgs₄(↑ u gmVgs₁ r₀₁≥ r_{o3}) gmVgs₂ ava awijaya gmVgs₃ sitas Brawijaya awijaya awijaya Universitas Brawijaya awijaya awijaya awijaya awijaya Figure 17. Small signal analysis of DA differential output as Brawllava awijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya Universitas Brawija Node analysis at node Voutiniversitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya $(V_{OVT}^{as Bra})$ Universitas Brawijaya Univer $V_{OUT1} - V_1 - gm(V_{IN1} - 2V_1) = 0$ awijaya Universitas Brawijay $r_{o1} \Box r_{o3}$ ($v_{OUT1} \Box v_1$) – $gm(v_{IN1} \Box 2v_1)$ – O_a Universitas Brawijay Universitas (13)vijava awijaya awijaya awijaya Universitas Brawijava Universitas Brawijaya Universitas Brawija Node analysis at node V_{OUT2} Versitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijay $\frac{1}{r_{o2}}\left(V_{OUT2}-V_1\right)-gm(V_{IN2}-2V_1)=0$ Universitas Brawijay r_{o2} $\prod r_{o4}$ rsitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas Braw¹⁸va Universitas Brawijava Universitas Brawijava Universitas Brawijava

awijaya awijaya Universitas Brawija Node analysis at node V_1 awijaya Universitas Brawijay Universitas Brawija V₁ + $\frac{V_1 - V_{IN2}}{r_{o2}}$ + $gm(V_{IN2} - 2V_1)$ + $\frac{V_1 - V_{IN1}}{r_{o1}}$ Universitas Brawija r_{SS} + r_{o2} \Box r_{o4} = r_{o4} Universitas Brawijaya $gm(V_{IN1} = 2V_1) = 0$ Universitas Brawijaya awijaya Universitas Brawija Due to the value of M3=M4 and M1=M2 and the dominant power in awijaya Universitas Brawijaya awijaya Universitas Bracircuit system, the gain of DA differential output is expressed by as Brawlava **Remui**aya Universitas Brawijaya awijaya Universitas Brawijay $V_{OUT1} - V_{OUT2} = gm(r_{o2} \Box r_{o4})$ Universitas (16) vijava awijaya $V_{IN1} - V_{IN2}$ awijaya TAS B awijaya awijaya As for single ended output, $V_{GS3}=V_{GS4}$, $V_{G3}=V_{D3}$. This condition is awijaya called current mirror. Current pass through M1will have a same value with awijaya awijaya current into M4 (i_{IN}=i_{OUT}). Therefore the small signal of M3 is equivalent awijaya with $\frac{1}{gm} \square r_{o3}$. Due to M1 and M3 serial condition, the small signal of singleawijaya ended output is awijaya awijaya awijaya awijaya awijaya 14 r_{o1} $gmV_{a} \ge r_{o2}$ r_{04} un gmVgs₁ V_1 awijaya $r_{ss} \leq$ Universitas Brawijaya Universitas Brawijaya awijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya Figure 18. Small signal analysis of DA single-ended output as Brawijava awijaya awijaya Universities Brawlin Small signal analysis for Figure 18 is evaluated using node analysis. Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitian Bra According to this analysis, equation for node at Va: awijaya Universitas Braw¹⁹va

OUTijaya

gmVgs₂aya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

awijaya awijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas Brawijaya Universitas Bra (V_{a}, V_{1}) (V_{a}, V_{1}) (awijaya Universitas Brawijay r_{o1} iniversita r_{o3} rawijaya Universitas Brawijaya awijaya Universitas Brawijaya Ur(vgm)itas Brawijaya Universitas Brawijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas Brawija Node analysis at node Vout niversitas Brawijaya awijaya $\frac{1}{1 - U_{OUT} - V_1} - gm(V_{IN2} - V_1) + gmV_a = 0$ (1) awijaya Universitas Brawijay \bar{r}_{o2} \Box \dot{r}_{o4} sitas Universitas Brawijaya Universitas a - 0 (18) awijaya wijaya Universitas Brawijaya awijaya awijaya Universitas Brawija Node analysis at node V_1 awijaya awijaya $\frac{V_1}{r_{SS}} + \frac{V_1 - V_{IN2}}{r_{o2} \Box r_{o4}} + gm(V_{IN2} - V_1)$ awijaya awijaya awijaya awijaya niversitas (19)vijava awijaya awijaya awijaya awijaya awijaya Due to the value of M3=M4 and M1=M2 and the dominant power in circuit system, the gain of DA single-ended output is expressed by awijaya awijaya $\frac{V_{OUT}}{V_{IN1} - V_{IN2}} = \left(-gm\left(r_{o1} \Box \frac{1}{gm}\right)\right) \left(gm\left(r_{o2} \Box r_{o4}\right)\right)$ awijaya awijaya $= gm(r_{o2} \Box r_{o4})$ Universitas (20)viiava awijaya awijaya awijaya Universitas2 **Two Stage Operational Amplifier** DA has a high gain, however its swing is limited because of the awijaya awijaya Universitas Brawijaya Universitas Bratransconductance of DA inputs and the high output impedance. The second ya awijaya stage is added to make a wider swing [7]. According DA's schematics above, awijaya awijaya Universitas Bratwo stage of operational amplifier can be drawn as Figure 19 and Figure 20. va awijaya They have differential output and single-ended output, respectively. Universitas Brawijaya Universitas Brawijaya Universitas Rraw20va Universitas Brawijava Universitas Rrawijava Universitas Rrawijava

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

awijaya awijaya awijaya awijaya awijaya Universitas Brawijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya Universitas Brawi awijaya **Universitas Brav** awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya



orvuba

awijaya

awijaya awijaya Both of these two stage operational amplifier's schematics are widely awijaya Universitas Braused. Application of the schematics are depended on the placement and the purposes. However, single-ended two stage operational amplifier is awijaya Universitas Bracommonly used in technologies in order to simplify and shrink device size. Therefore, it is well known that Two Stage Operational Amplifier has 2 awijaya awijaya Universities B poles. These poles (Ω_{p1} and Ω_{p2}) appear because of the capacitance awijaya parasitic. These poles affect operational amplifier perform greatly [23]. awijaya awijaya Universitas Bra Using diagram bode, its responses can be drawn. Every pole cost -20 awijaya dB/decade in gain margin and 45° in phase shift. Figure 21 shows small awijaya awijaya awijaya plot of it [13]. awijaya awijaya awijaya Va awijaya awijaya awijaya awijaya gm₁Vin **R1** awijaya awijaya awijaya awijaya awijaya awijaya awijaya Where: awijaya $C_1 = C_{gd2} + C_{db2} + C_{gd4} + C_{db4} + C_{gs6}$ awijaya $C_2 = C_{db6} + C_{db7} + C_{gd7}$ awijaya awijaya wijaya $R_1 = ro_2 \Box ro_4$; Brawijaya Universitas Brawijaya awijaya Universitas Brawijay $R_2 = ro_6 \square ro_7$ Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijay $R_1, R_2 \ll gm_6$ Brawijaya Universitas Brawijaya awijaya awijaya awijaya awijaya awijaya Universitas Brawija Using nodal analysis, gain of this operational amplifier can be derived. Universitas Brawijava Universitas Brawijava Universitas Brawijava

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

Universitas Brawijaya Universitas Brawijaya

C1C2

signal if the parasitic capacitance is include and Figure 22 shows the bode-Iniversitas Brawijaya R2 gm₆Va^{Jaya} Irawijaya Figure 21. Small signal of Two Stage Operational Amplifier Brawijaya

Ilniversitas Rraw22va

awijaya awijaya

Universitas Brawijay Vout Universitas BrawijayaVinnivo Universitas Brawijaya awijaya awijaya awijaya awijaya awijaya Universitas Brawijaywhich awijaya Universitas Brawijaya

I,

Universitas Brawijaya $gm_1gm_6R_1R_2$ Brawijava rsitas Brawija ya Universitas Brawijaya sitas Br<mark>a</mark>wija Unive Universita Brawijava Brawijava C_2R_2 $C_1 R_1$ Unive diaya - is ω_{p1} , - is ω_{p2} $C_1 R_1$

Universitas Brawijaya Universitas Brawijaya

Figure 22 below states that GB (unity gain) has very small gap (phase margin) with Y-axis 0°. It means that this circuit does not stable. The smaller phase margin will make larger overshot occurred in system. However, in the same time, bigger phase margin can cost time in circuit processing. Phase compensation is needed to overcome this problem. Basically, phase margin ranges at least on 45°, preferably 60° or larger.



Universitas Brawija Figure 22.Bode-plot of single-ended output without phase compensation wijava order to stabilize two stage operational amplifier, phase Universitas Bra compensation is applied. It will split poles and make phase margin higher. Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Rrawijava Universitas Rrawijava Universitas Rraw23va

epository.ub.ac.id

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya Basically, phase margin ranges at least on 45°, preferably on 60° or larger. awijaya awijaya Universitas Bra While phase compensation is added like what is shown in Figure 23 below, ya the equivalent small signal is presented in Figure 24. awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijada awijaya awijaya awijaya Uni awijaya M7 JĽ M5 awijaya awijaya rsitas Brawijaya awijaya Vin⁺O Ovin]⊾ awijaya Vout M1 M2 w Cc/a awijaya ł awijaya 3 Rbias awijaya versitas Brawijaya awijaya versitas Brawijaya M6 awijaya Vssrsitas Brawijaya ΞĻ awijaya M3 Vss↓ M4 ↓ Vss awijaya awijaya awijaya awijaya awijaya Figure 23. Two stage operational amplifier compensated awijaya awijaya awijaya awijaya awijava Сс 4.6 Va awijaya awijaya niversitas Brawijaya awijaya R1 C1C2 **≤**R2 \mathbf{r} gm₆Varawijaya awijaya \mathbf{J} gm₁Vin awijaya wijava awijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya Figure 24. Small signal operation amplifier compensated awijaya awijaya Universitas Brawija Using nodal equation, the gain can be found. Inside of the gain exist the va Universitas Brawijaya Universitas Brawijaya representation of poles. rawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya Universitas Brawijava Universitas Rraw24va Universitas Brawijava Universitas Brawijava

BRAWIJA

awijaya awijaya

Universitas Brawijaya Universitas $gm_1gm_6R_1R_2$ Universitas Brawijaya Universitas Brawijaya Universitas Brawijav Vout piversitas Brawijava Universitas Brawijaya VinIniversitas Brawijaya Un Universitas Brawijaya Ur Universit 1 Universit Univ $\left(r_{sit} \left(s g m_6 C_c R_1 R_2 \right) \right)$ Universitas Brawijay \hat{o}_{p1} $gm_6C_cR_1R_2$

 $A_{DC} = gm_1 gm_6 R_1 R_2$

 GD_{p1} and GD_{p2} have new values. This is the indicated that poles were already splitting. This conditions changes both phase margin and gain margin. Then the bode-plot become Figure 25.

WIJA,

versitas

 $1 - \frac{1}{gm_6}$

rst

awiiaya

ava

ersitas Brawija is Brawij

 gm_6

 $_{\rm SB}C_{2^{\prime\prime}}$

Universitas (22) wijaya

Iniversitas Brawijaya



oository.ub.ac.id

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Chopper Stabilization Technique awijaya Universities Mentioned before, 1/f noise is one kind of crucial noise to operational amplifier awijaya performance. This noise has to be reduced. Chopper Stabilization Technique or know Universi univer as CST is one of method to eliminate noise. It is schematically built from switches and has two inputs (in respect to a pair input signal) then two outputs. awijaya awijaya Universities Basically, CST works in continuous time with 2 CSTs. 1st CST will modulate awijaya awijaya signal input to high frequency with AC modulation signal. Then 2nd CST demodulates awijaya University input signal while modulates 1/f noise to high frequency band after both of them got awijaya awijaya amplified. After that, filter cut 1/f noise to eliminate its effects [24]. This work's awijaya Univer scheme of CST is shown in Figure 26 with m(t) is modulation controller, blue arrow wa awijaya awijaya is the representation of input signal, Vn and pink triangular stands for 1/f noise and awijaya green line is defined for low pass filter. awijaya awijaya

Iniversitas Brawijaya



Figure 26. CST scheme of works awijaya

Frequency

Universitas Brawijaya Universitas Brawijaya Universitas Brawijava Universitas Brawijava

PSD

m(t)

Frequency

PSD

Ilniversitas Rraw26va

awijaya awijaya

awijaya awijaya

awijaya awijaya awijaya

awijaya awijaya

pository.ub.ac.id

awijaya

awijaya awijaya

PROPOSED CIRCUIT 3.1 Problem Instrumentation Amplifier (IA) consist of three Differential Amplifier (DA) and 7 resistors in general. According to common knowledge, IA has a high Common schematic is shown in Figure 28. awijaya

Mode Rejection Ration (CMRR), high input impedance and configurable differential gain. However, IA has some drawbacks such as sensitive CMRR in respect of resistor mismatches, offset voltage and 1/f noise disturb and limit its performance and Univer bandwidth will narrow itself when high closed-loop gain is applied [3]. As mentioned in chapter 2, noises in operational amplifier cannot be avoided. Thermal noise, 1/f noise, offset voltage and the others have to be reduced in order to get better performance. CST is one of the techniques to reduce them. In order to overcome noise problems, at first CST is tried to be employed into IA. Figure 27 shows its schematics. However, the problems of IA which is mentioned before, still remains. Fully Balance Differential Difference Amplifier-Differential Difference Amplifier (FBDDA-DDA) is proposed to improve IA performance. In FBDDA-DDA Universchematics, CST is also implemented to cancel offset voltage and l/f noise. Its value of the schematics of the schematic of the schem

Universitas Brawijaya Universitas Brawijaya

Universit CHAPTER III s Brawijaya

s Brawijaya

Ilniversitas Rraw27va

awijaya awijaya awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya



orv.ub.ac.id

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya awijaya awijaya

awijaya awijaya awijaya awijaya awijaya awijaya

awijaya awijaya awijaya

awijaya awijaya awijaya awijaya awijaya awijaya awijaya awijava awijaya awijaya



Figure 29 (a) FBDDA symbol (b) DDA symbol

A 2. R_2 wijaya wijaya + V_{out1} in2 wijaya V_{out} wijaya ++ Vout2 + ●_{Vc} wijaya R wijaya R_3 R_5 wijaya 1st Stage 2nd Stage

Figure 30. Combination of FBDDA and DDA without CST influences Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya However, even though FBDDA-DDA is built in order to replace IA, CST placement only for FBDDA. Same case is happened in IA, CST is placed in input-Univer output of AMP1 and AMP2. According to common knowledge, the disturbances in AMP1-AMP2 or FBDDA is the most important to be reduced. However, practically

Univer amplifiers have inside noises. MOSFETs are built inside of them, and MOSFET and contains a lot of noises. This noises certainly are needed to be reduced. Universitas Rraw²⁹va Universitas Rrawijava Universitas Rrawijava

awijaya

Proposed System ersitas Brawijaya Universitas Brawijaya As mentioned before, even though using FBDDA-DDA, noises (including 1/fnoise) on the last amplifier (DA for IA and DDA for FBDDA-DDA) will not be reduced. However, 1/f noise is one kind of serious problem because of its characteristics such as dominating low frequencies and cannot predicted. awijaya awiiava Universitian CST explained in Chapter 2 is one of the most effective solution to overcome awijaya the problem. A general CST can be applied to differential input and differential output circuits, however, the output of DDA is single ended. Therefore, CST cannot be applied directly. In this chapter, new CST to apply to differential input and singleawijaya awijaya ended output circuit based on the folded cascode operational amplifier is proposed. awijaya awijaya 3.2.1 **Folded Cascode Operational Amplifier** ersitas Brawijaya awijaya awijaya Linearity is one of most important parameter for operational amplifier because it can affect its precision. One of technology for increasing linearity in operational amplifier is by adding feedback on its system. However, one of the drawback this technology is oscillation will occur due to its parasitic capacitance and mirror pole in DA presences. Equation 16 and 20 reverse to the amplification of DA without taking into account the modulation of channel length and its effect into DA's current flows. It is important to be noted that the inputs of DA (respect to Figure 16) is supposed to be V_{GS1}=V_{GS2}=V_{DS1}. However, V_{GS2} may have different value so that those I_{IN} and I_{OUT} in Figure 16 will not have same value. Cascoding DA like Figure 31 (a), will overcome this problem. Further, it will increase the gain of DA. Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawing Figure 31 (a) is a folded cascode operational amplifier. Indeed, using va awiiava telescopic cascode gives more benefits to system. However, it is not suitable awijaya Universitas Brafor small frequency, moreover it has tail current which limit its swing, an va awijaya additional pole, and it has to be stacked so V_{OUT} and V_{IN} cannot be shorting. Universitas Bra Two stage of folded cascode (cascoding amplifier and current mirror) are va applied in order to achieve higher gain even though it will cost its swing. Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rraw30va

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

awijaya awijaya

In order to determine the output of folded cascode amplifier (Voltage of awijaya Universities Bropoint h of Figure 31) the method like prior DA (in chapter 2) is used. In this years case, because Figure 31 has symmetrical structure, ZOUT is presented into Universitas Bra Equation 23. Figure 32 shows its small signal equivalent circuit so that nodal Universitas Braw analysis can be applied there. awijaya awijaya $Z_{OUT} = \left[gm_6 ro_6 \left(ro_4 || ro_2 \right) \right] || \left[gm_8 ro_8 ro_{10} \right]$ awijaya awijaya awijaya Universitian Brathus, the amplification of this circuit is shown in Equation 24, stars Brawleva awijaya awijaya $\frac{V_{OUT}}{V_{IN}} = gm_1 \Big[gm_6 ro_6 (ro_4 || ro_2) \Big] || \Big[gm_8 ro_8 ro_{10} \Big]$ (24) awijaya awijaya awijaya In order to transmit the signal input to output perfectly and to make the awijaya swing larger, output of folded cascode (Vouth) is connected into class AB awijaya awijaya common source. Class AB common source schematic is shown in Figure 31 awijaya (b). awijaya awijaya The benefits using class AB common source are high current drive awijaya awijaya ability during slewing and hence it has large slew rate [25]. Also, Class AB common source can be categorized as second stage of operational amplifier, awijaya awijaya while folded cascode is the first stage of operational amplifier. Brawijaya awijaya awijaya As shown in Figure 31 (b) M1' and M2' work as a level shifter, then M3' and M4' work as class AB common source push-pull amplifier. The awijaya amplification of class AB common source amplifier can be calculated using Universitas Braits small signal and nodal analysis, refers to Figure 33. Universitas Brawijava awijaya Universitas Brawijaya Universit gm_1V_{IN} wijaya Universitas Brawijaya awijaya awijaya Universitas Brawijava With the amplification is, **Universitas Braw** awijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijay $\frac{V_{OUT}}{V_{DU}} = (gm_{3'} + gm_{4'})(ro_{3'} || ro_{4'})$ awijaya Oniversitas Brawijaya Universitas Brawijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

Universitas Brawijaya Universitas Brawijaya

Universitas (25) wijava Ilniversitas Rraw31va

ersitas (23) vijaya

ersitas Brawijaya

tas Brawijaya

awijaya

Universitas Rrawijava



pository.ub.ac.i

BRAWIJAYA

awijaya awijaya

awijaya awijaya

awijaya awijaya

awijaya awijaya

awijaya

awijaya

awijaya awijaya

awijaya awijaya awijaya awijaya

awijaya

awijaya

awijaya

awijaya awijaya

awijaya

awijaya

awijaya

awijaya

awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Figure 34 shows the connection between circuit folded cascode Universitas Bra amplifier (as 1st stage of operational amplifier) and class AB common source va (as 2nd stage of operational amplifier). Figure 35 shows the complete circuit Universitas Bra of folded cascode amplifier, class AB common source and bias circuit whereas this bias circuit is calculated so the stability of it does not affected Universitian Bray with another addition component. Phase compensation is added to the circuit in order to maintain the stability while the feedback is applied (after Universitian Bra operational amplifier output) and to split the poles that is occurred in V_2 , h and output of class AB common source amplifier points. On Figure 35, Rc Universitas Bra and Cc are the representation of phase compensation with value 2k and 14 value pF, respectively. The amplification under the low frequency band is,

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

 $\frac{V_{OUT}}{V_{IN}} = gm_1 (gm_{3'} + gm_{4'}) (ro_{3'} || ro_{4'})$ $[gm_6 ro_6 (ro_4 || ro_2)] || [gm_8 ro_8 ro_{10}]$

VDD VBIAS 1 **∙**I а P. R_c M9 M10 V_{BLAS} 2 łŀ M3' V Cc V₂ M1' VRIAS 2 Þ . M7 M8 Vss V h V_{BLAS} 3 M2' output 0 H Vin Vin M2 M1 M5 M6 Vss M4' V_{BLAS} 4 ŀ M3 Vss Class AB common source FC operational amplifier VSS Figure 34. Combination of folded cascode operational amplifier with class AB common

Universitas Brawijava Universitas Brawijmode amplifieras Brawijava Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rraw33va

Universitas Brawijaya

hiversitas (26)vijaya niversitas Brawijaya

awijaya awijaya

awijaya

awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awiiava V_{BIAS} 1 V_{BIAS} 2 V_{BIAS} 2 V_{BIAS} 3 awijaya V_{BIAS} 3 awijaya -0 Vin awijaya Ve Vin⁺ Vss Vss V_{BIAS} 4 V_{BIAS} 4 Vss Vss VSS Figure 35. New operational amplifier scheme awijaya

Univer 3.2.2 Application of Chopper Stabilization Technique to Folded **Cascode Operational Amplifier**

Mentioned in chapter 2, usually CST has two inputs and two outputs. This condition is used to place CST on conventional IA or FBDDA-DDA technique (refers to Figure 27).

Universitas Brawijaya

Brawijaya

s Brawijava s Brawijaya

Boutputaya

is Brawijaya

Vssvijaya

Bi

łŀ

Cr

Vss

Vss

Rc

Vss

Theoretical analysis can be explained from Figure 36 which is respect to each point of a, b, c, and Vout. It starts with signal inputs niversitas Brawijaya $(V_{in^+} = V_{in} \sin \omega_{in} t \text{ and } V_{in^-} = -V_{in} \sin \omega_{in} t$) enter the chopper 1. Each Universitas Brawijaya chopper is built from switches using CMOS technologies (is shown in Figure 37). Then clock signals operate the switches and input signals are modulated Universitas Brainto high frequency. Condition ON and OFF on Figure 36 stand for different va versitas Brawijaya Universitas Brawijaya phase of clock signals *CLK* and \overline{CLK} . Using Fourier series g(t) and -g(t), CLK and \overline{CLK} can be expanded. Where g(t) is written in Equation 27 and Universitian Bracontains chopping frequency inside. Then the modulation signal of point a a is represented into Equation 28. Universitian Brawley Vn as 1/f noise representation is found before modulated signal inputs enter amplifier. Basically point b is the signal after noise been applied. After Universitian Bra that two signals outputted from amplifier at point c, they have been amplified. The condition of this signals are shown in Equation 29. Then each signal Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rraw³⁴va

awijaya awijaya awijaya

orv.ub.ac.

awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya pass through second CST. This chopper works as modulator for 1/f noise awijaya awijaya Universitas Bra and demodulator for input signals. Equation 30 is shown its process. As for ya awijaya output system, Vout is described in Equation 31. The Vn can be removed by awijaya Universitas Brausing Low Pass Filter (LPF), a Universitas Brawijaya awijaya Universitas Brawijaya $g(t) = \frac{2}{\pi} \sum_{n=1}^{\infty} \frac{B \cdot 1}{2n-1} (2n-1) \omega_c t$ Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya awijaya Universitas Brawijaya Universitas Provijaya Universitas Brawijaya awijaya awijaya Universitas Brawijaya $V_{a_{1,2}} = \pm 2V_{in} \sin \omega_{in} t g(t)$ awijaya Universitas Brawi awijaya $V_{b_1} = V_{a_1} = 2V_{in} \sin \omega_{in} tg(t)$ $V_{b_2} = -2V_{in} \sin \omega_{in} tg(t) + V_n$ awijaya awijaya awijaya awijaya awijaya awijaya $V_{c_1} = 2AV_{in}\sin\omega_{in}tg(t)$ awijaya awijaya $V_{c_2} = -2AV_{in}\sin\omega_{in}tg(t) + V_n$ awijaya awijaya awijaya awijaya $V_{OUT_i} = A(V_{in}\sin\omega_{in}t)$ awijaya $V_{OUT_2} = A \left(V_{in} \sin \omega_{in} t + 2V_n g(t) \right)$ awijaya awijaya awijaya Vin+ awijaya a1 b1 Universitas Brav awijaya awijaya awijaya awijaya a2 0 b2 awijaya Universitas Brawijava ^{Vi}0n awijaya Vaya awijaya awijaya awijaya Universitas Brawijava Universitas Brawijava

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

DD

c1

c2

Universitas (27)wijava Universitas (28)vijava Brawijaya Universitas (29)vijaya Universitas Brawijaya Iniversitas Brawijaya hiversitas (30)vijava Universitas Brawijaya Universitas (31) lya svout1rawijaya tas Brawijaya as Brawijaya vout2rawijaya V_{SS}s Brawija Chopper 1 Universitas BrawijaChopper 2 sitas Brawijaya Figure 36. Implementation of CST to operational amplifier

Universitas Braw³⁵va

spository.ub.ac.id

awijaya

awijaya awijaya

awijaya awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya LOFFersitas Brawijaya -00----Universitas Brawijava Universitas Brawijava Universitas Brawija Jaya -000 Universitas Br Universitas Brawija o wijaya ersitas Brawijaya Unersitas Brawijaya Universitas Brawijaya Universitas Brawijava LOFFersitas Brawijava Figure 37. General chopper stabilization technique schematic

Regularly, CST has differential output like the explanation before. This condition is the reason why CST cannot be implemented into DA (in conventional IA) or DDA with single-ended output. However, both of DA and DDA need CST for reducing *1/f* noise inside themselves. In order to overcome this problem, new CST showed in Figure 38 is proposed to replace the general CST of Figure 36. Details of switches inside this CSTs are expressed in Figure 39. Using this kind of switches placement, CST can be implemented into single-ended output of amplifier such as DA or DDA.

Proposed CST's process is not different with general CST. The slightly differences only in where demodulated signal inputs and modulated *1/f* noise (second CST) processes happen. In case of new CST, second CST placement is in output of first stage amplifier (folded cascode). And then *Vourn* works as differential output. Class AB common source that is placed as second stage of operational amplifier has a role to maintain output by push-pulling output from the folded cascode amplifier, so that the current flows perfectly. The influences of *Vn* in the output can be removed using inversitas Brawijaya Universitas Brawijaya Universit



awijaya





spository.ub.ac.id

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya Universitas Brawijaya Universitas Brawijaya Univer 3.2.3 ra Operational Amplifier Cell iversitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawija In prior sub chapter, it is already explained about combination of folded va cascode amplifier, class AB common source as second stage operational awijaya Universitian Bra amplifier and CST. Using three of them, separation of 1/f high gain, stable awijaya responses, wide bandwidth and large swing can be achieved. awijaya awijaya Universitas Brawija In order to remove 1/f noise, Low Pass Filter (LPF) has to be added into va awijaya system and placed after feedback point. Analogue Standard 6th order Gm-C awijaya Universitas Bra OTA LPF is used because the perfect sinusoidal signal is wanted. The signal awijaya frequency is chosen based on a condition of $f_{input} < f_{filter} < f_{chopping}$. It awijaya awijaya is detailed in Equation 32. awijaya ILAT. awijaya awijaya gm sitas (32) sitas (32) awijaya $2\pi RC$ $2\pi C$ awijaya Final schematic of combined all proposed system including LPF is awijaya expressed into Figure 40. This system will be packed as one. It is named awijaya "Low 1/f Noise Operational Amplifier Cell" and is shown in Figure 41. awijaya awijaya awijaya V_{DD} V_{FB} tas Brawijaya awijaya itas Brawijaya V_C-UniversitesBrav tas Brawijava awijaya FC Op-Amp +tas BrawVout awijaya Universitas Braw V_{C^+} awijaya Universit awijaya awijaya Universitas Br Chopper 1^{ersit} awijaya CFIF awijaya Chopper 2 awijaya Universitas Bray 6th order Gm-C Universitas Brawija HrVgrsitas Brawij Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Figure 40. Schematic low 1/f noise operational amplifier cell Universitas Brawijaya Ilniversitas Rraw³⁸va Universitas Brawijava Universitas Brawijava

ory.ub.ac.id

awijaya

awijaya awijaya awijaya awijaya

awijaya awijaya awijaya awijaya awijaya awijaya awijaya VIN awijaya awijaya awijaya V_{IN+} awijaya awijaya awijaya awijaya awijaya

Unive

awijaya awijaya

Universitas Braviava Universitas BravDDa Universitas Brawijaya Univers**V**a<mark>rB</mark>Brawijaya Low 1/f noise **Op-Amp**

 V_{SS}

Universitas Brawijaya Universitas Brawijaya

Figure 41. Low 1/f noise operational amplifier cell

Universitas Brawijaya Universitas Brawijaya

Universitas Brawijaya Universitas Brawijaya

vijaya

BrawVoutiniversitas Brawijaya Iniversitas Brawijaya Ilniversitas Rraw³⁹va

-
_
-
2
_
<u> </u>
•
-
-
•
•
÷
÷
-
÷
· / I /
1111
1111
10110
0.11010
1 1011 CO.
1011000
hasiral .

awijaya	Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya	universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universita	FR eis V as Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya	ID DECLIT TC	Universitas Brawijaya
awijaya	Universitas Brawijaya AINAL I DIDjAI	D RESULIS	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya	Universitas Brawijaya
awijaya	Unive The circuit proposed in this master thesi	s was designed by usi	ng a 0.6 µm CMOS ya
awijaya awijaya	process and evaluated by using HSPICE. The b	asic condition of simula	tion is listed in Table
awijaya	1. Furthermore the parameters for each MOSFI	ETs transistor inside of	proposed operational ya
awijaya	amplifier cell was set like Table 2	Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya	Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Univers Table 1. Simulat	ion conditions rawijaya	Universitas Brawijaya
awijaya	Universitas Brawijava Universitas Powijava	Universitas Rrawilava	Universitas Brawijaya
awijaya	Universitas Bra	Value	ersitas Brawijaya
awijaya	Universitas Brawijaya V _{DD}	rsitas 2.5 Vjaya	Universitas Brawijaya
awijaya	Universitas Brawlin Vss	-2.5 V	Universitas Brawijaya
awijaya	Universitas Bra		Universitas Brawijaya
awijaya	Universitas Frequency of VIN	100 HZaya	Universitas Brawijaya
awijaya	Frequency of CLKs	10 kHz	Universitas Brawijaya
awijaya	Frequency of 6 th order LP	F 1 kHz	Universitas Brawijaya
awijaya	Frequency Vn	20 Hz, 40 Hz, 60	HZ niversitas Brawijaya
awijaya awijaya			niversitas Brawijaya
awijaya	Amplitude of Vn s 20 Hz	10 mv	iversitas Brawijaya
awijaya	Amplitude of Vn's 40 Hz	1 mV	niversitas Brawijaya
awijaya	Amplitude of Vn's 60 Hz	0.1 mV	niversitas Brawijaya
awijaya	Amplitude of V _{TEST}	±5 mV	Universitas Brawijaya
awijaya		92.5 kΩ	Universitas Brawijaya
awijaya		2 k0	Universitas Brawijaya
awijaya		2 832	Universitas Brawijaya
awijaya		I4 pF	Universitas Brawijaya
awijaya	Universitas	lava	Universitas Brawijaya
awijaya	Universitas F	wijaya	Universitas Brawijaya
awijaya	Universitas Br. T. 11. 2. Deventor of	awijaya	Liniversitas Brawijaya
awijaya	Universitas Braving	ed operational amplifier c	Universitas Brawijaya
awijaya	Universitas Brawijaya	Valua	Universitas Brawijaya
awijaya	Universitas Brawijaya	value	Universitas Brawijaya
awijaya	Universitas Brawijaya U <i>W/L NMOS</i> [µm]	Iniversi ^{1.6/2.6} wijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya U <i>W/L PMOS</i> [µm]	Universi5.2/2.6 wijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya	nivers 17 8/2 6 vijava	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya	Iniversitas Brawijaya	Universitas Brawijaya
awijaya	Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya	Universitas Brawijaya
awijaya	This master thesis simulation is evaluate	ed in transient and Fas	t Fourier Transform
awijaya	Universitas Brawijaya Universitas Brawijaya	Universitas Brawijaya	Universitas Brawijaya
awijaya	(FF1) analysis. However, HSPICE does not	have <i>I/f</i> noise features	in transient or FFT_{ya}

analysis. Therefore, in order to achieve 1/f noise performance, some signals has to be added Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya to represent 1/f noise. Based on Figure 14, these additional signals set on 20 Hz, 40 Hz, 60 Universitas Brawijaya Universitas Brawijava Universitas Brawijava Universitas Brawijava Universitas Brawi

awijaya

awiiava

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Hz and their amplitude are 10 mV, 1 mV and 0.1 mV. Thus, 1/f noise representation under awijaya FFT analysis of these additional signals is shown in Figure 42. awijaya



Figure 42. 1/f noise representation

niversitas Brawijaya

Folded Cascode-Chopper Stabilization Technique 4.1

The purpose of this simulation is to make sure that the performance of the proposed system is still within the range of expectation, especially after the operational amplifier is added by the new CST system. Figure 43 (a) and (b) are evaluation circuit diagram for AC analysis. The results from this simulation can be Universiseen in Figure 44 and Figure 45. This figures explain that performance of the value of t proposed system is still within the expectation.



Figure 43. Circuit simulation of Op-Amp operation (a) and combination of Op-Amp and Universitas Brawi new CST (b). as Brawijaya Universitas Braw41va Universitas Rrawijava Universitas Rrawijava

awijaya awijaya

awijaya awijaya

awijaya awijaya

awijaya awijaya

awijaya

awijaya awijaya

awijaya

awijaya awijava

awijaya

Universitas Bra



Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya



From results of Table 3, adding new CST system on the operational amplifier will change the bandwidth, phase margin and the gain. However, these changes will not effect the overall performance of the proposed system. The reasons are: First, this proposed circuit even though has a narrow bandwidth, it will not affect system operation because in reality, bandwidth is determined by the amount of negative Universi feedback. Second, due to this narrow bandwidth, operational amplifier has high gain. Losing 2.87 dB of gain is still better than worsen the stability. Because in order to have a higher gain, it will cost in phase margin. Third, losing 2.767° in phase margin Universi will not affect too much in stability. According to Chapter 2, in order to have stable va response, phase margin is needed to have at least more than 45°. Universitas Brawijaya U4.2 r Practical Implementation awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Using implementation of proposed circuit in actual amplification circuit was one way to analyze the signal in each point and the quality of this proposed circuit. The simplest of amplification circuit is inverting amplifier, which is shown in Figure 46. Theoretical amplification of inverting amplifier is, Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rraw43va

awijaya

awijaya

awijaya awijaya

awijaya

awijaya

awijaya awijaya

awijaya

awijaya awijaya

awijaya awijaya

awijaya

awijaya

awijaya

awijaya



From the inverting amplifier, while -5 mV is used, 50 mV of output signal supposed to be gotten. In Figure 47, VOUT and VIN has a different polarity. Not only that, the desired amplification was nearly achieved, V_{OUT} value was around 47.8 mV in Figure 47. In addition, 1/f noise which is added like Figure 46 was completely canceled. However, as shown in Figure 47, the wave form in point V_{FB} was not given any indication of demodulated input signal and modulated noise's separation. Universitas Fast Fourier Transform (FFT) analysis technique from transient analysis is one va technique to transform the response of transient analysis in time domain to Universi frequency domain. The signal flows in FFT for each points (refers to Figure 46's VTEST, VIN, VCC, VC, VOUTH, VFB, VOUT) are expressed in Figure 48 and Figure 49.Furthermore, using FFT, the comparison for amplification in point V_{TEST}, V_{FB} Universitas Brawijaya universiand V_{OUT} can be also analyzed (shown in Figure 50). Universitas Brawijaya Universitas Brawijaya Universitas Braw44va Universitas Brawijava Universitas Brawijava

awijaya

awijaya

awijaya awijaya

awijaya awijaya

awijaya

awijaya

awijaya awijaya

awijaya

awijaya awijaya

awijaya

awijaya awijaya awijaya

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya



Figure 47. Simulation of inverting amplifier in transient analysis S Brawlaya

As for Figure 48, the responses in frequency 1 Hz to 100 kHz is shown for point V_{TEST} , V_{IN} , V_{CC} and V_C . V_{TEST} has a magnitude -43.934 dB or 4.9 mV. V_{IN} is the junction of feedback which is placed after R_{in} . The parameters which are affected the signal in V_{IN} is R_{in} and R_f . R_{in} has a thermal noise and from feedback point (R_f) , system will get modulated noise and thermal noise. As shown in Figure 48 of V_{IN} point, these parameters made input signal suffered of voltage drop. In V_{IN} point, precisely on 10 kHz, it was shown the modulated noise given by feedback during the operation. This noise will be demodulated in 1st CST while the input signal was modulated into higher frequency (in this case 10 kHz).

The result of 1^{st} CST was V_{CC} point. Because of noise demodulation, 1/f noise Universitis appeared in V_{CC} frequency domain even though on Figure 46, 1/f noise was added after V_{CC} . Like mentioned previously, 1/f noise is dominated low frequency noise Universi and usually has a big effect among the other noises. This is proven by the rise in noise floor of V_{CC} . After V_{CC} signal input will be added with internal noise of Universi amplifier (in this case 1/f noise which is represented by 3 voltages in 20 Hz, 40 Hz ya and 60 Hz). V_C was the point to analyze this effect. However, in V_C the differences Universionly appeared in slightly rise of noise floor. I slightly rise of noise floor. Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rraw45va

awijaya awijaya

awijava

awijaya

awijaya

awijaya

awijaya

awijaya

awijaya

awijaya awijaya

awijaya

awijaya

awijaya

awijaya

awijaya awijaya

awijaya

U

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universita 0.0

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya



Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rraw46va

awijaya



awiiava

awijaya

awiiava

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awiiava Different condition of new operational amplifier cell 4.3 Universitas Elt was mentioned in chapter 2that chopping frequency and filter frequency were ya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universiset by using $f_{input} < f_{filter} < f_{chopping}$ conditions. Using V_{IN} on 100 Hz there will Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universibe several choices to determine frequency of chopping and filter. The examples of va this choice are shown in Figure 51 and Figure 52. Universitas EFigure 51 shows three chopping frequency Eunder Table 1 condition of ya awiiava parameters. Using 1 kHz as filter frequency, chopping frequency is supposed to be awiiava Inversi larger. Using this as reason, 4 kHz, 10 kHz and 40 kHz is chosen as chopping frequency. As the result, larger frequency of chopping, smoother the FFT of Vout ers is. 10 kHz is chosen as chopping frequency in this proposed circuit due to it is not too far from 1 kHz and it already has a smooth result. Moreover 10 kHz had a same Universi nose floor as 40 kHz. awijaya

As for Figure 52, it explains about the differences in 350 Hz and 1 kHz cut-off filter frequency. Using lower cut-off frequency (such as 350 Hz) will give lower noise floor, higher cut-off frequency will cost with higher noise floor too. However, in 350 Hz cut-off frequency, filter cannot cancel *1/f* noise after it is modulated into high frequency (10 kHz) even though it was using 6th order filter. Moreover, in 1 kHz cut-off frequency case, the output signal of it has better amplification than 350 Hz and *1/f* noise can be removed perfectly. Because of this, in this proposed circuit,



epository.ub.ac.id

awijaya

awijaya awijaya awijaya awijaya

awijaya awijaya awijaya

awijaya

awijaya awijaya

awijaya

awijaya awijaya

awijaya

awijaya

awijaya

awijaya awijaya awijaya Universitas Brav



Universitas Brawijaya Universitas Bravijaya Universitas Bravijaya Universitas Bravijaya Universitas Brawijaya Universitas Bravijaya

4.4 Comparison of conventional IA and new proposed circuit

The new proposed circuit can be applied into anywhere as low 1/f noise operational amplifier. This operational amplifier will reduce inside noise as reducing another noise from outside. Inverting amplifier circuit is one of fundamental example. In advance, this proposed circuit will be applied into conventional IA.

This conventional IA is one of basic FBDDA-DDA. If the processing in IA is succeeded, then it can reduce noises in DDA of FBDDA-DDA too. The condition of simulation is V_{IN} = ±1 mV on 100 Hz, in the respect to Figure 53. Using Table 4 as

resistor parameters, IA will have 50.76 times amplification.

Table 4. Resistors of conventional IA

	Item	Value
	Universita Brawijaya	Universi22 kΩawijaya
	Universita R23 rawijaya	Universit $10 \ k\Omega$ awijaya
-	Universitas Brawijaya Universitas Brawijaya	$10 k\Omega$
	Universita R43 rawijaya	Universi $47k\Omega$ wijaya
	Universitas Brawijaya	Universitas Brawijaya
	Universitas Rrawilava	Ilniversitas Rrawijava

Universitas Brawijaya Universitas Brawijaya

awijaya awijaya

awijaya

awijaya awijaya

awijaya

awijaya awijaya

awijaya

awijaya

awijaya awijaya

awijaya

awijaya awijaya

awijaya

awijaya awijaya awijaya Universitas ijaya Universitas **Vina**wijaya Universitas Brawij R₂. awijaya awijaya awijaya Universitas BraWb awijaya awijaya awijaya asVIN 2 awijaya awijaya awijaya awijaya awijaya awijaya

Figure 53. Application of new proposed circuit into conventional IA s Brawijaya

R₃

Figure 54 and Figure 55 are the result of comparing both conventional IA and proposed circuit which is implemented into IA. The signal wave form in transient analysis is presented in V_C , V_D and V_{OUT} of Figure 54, while its input and output FFT are expressed in Figure 55.

Universitas Brawijaya Universitas Brawijaya

Vc

Vfb

Vfb

Vd

s Brawijava Universitas Brawijava

R₄

V_{DD}

Low 1/f noise

Op-Amp

BrawiRya

Vfb Visitas Brawijaya

Vout

Viversitas Brawijaya

Universitas Brawijava

Universitas Brawijaya

Universitas Brawijaya

Ve

Universite V_{DD}

Unive**R**

Low 1/f noise

Op-Amp

V_{DD}

Low 1/f noise

Op-Amp

Vss

Figure 54 explains that signal of conventional IA suffers of 1/f noise effect while IA with proposed circuit can reduce 1/f noise in each amplifier (refers to Figure 53). This statement is proven by using frequency domain analysis (FFT). In Figure 55, the output of conventional IA is dominated by 1/f noise and the other noises, even though input signal in same magnitude (±1 mV). Moreover, the V_{OUT} magnitude of implementation proposed circuit in IA, is -24.231 dB or -47.59 mV from -50.76 mV amplification goal. In other hand, it has 6.25% of error.

ository.ub.ac.id

awijaya awijaya 4.0m 2.0m awijaya 0.0 -2.0m -4.0m -6.0m 10.0m 5.0m Univer: 5 0.0 awijaya -5.0m awijaya 10.0m awijaya 0.1 awijaya 50.0m awijaya awijaya 0.0 awijaya 50.0m awijaya -0.1 awijaya 0 awijaya awijaya awijaya Univ awijaya awijaya awijaya awijaya awijaya awijaya 0.0 awijaya awijaya -50.0 awijaya Unive awijaya Unive -100.0 awijaya awijaya -150.0 awijaya -200.0 awijaya (dB) 0.0 awijaya awijaya -50.0 awijaya awijaya -100.0 awijaya awijaya -150.0 -200.0 10



Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas B CONCLUSION AND FUTURE WORK sitas Brawijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya In this master thesis, the low 1/f noise operational amplifier cell using chopper awijaya stabilization technique had been proposed. In this master thesis, how to apply the chopper switch to the single-ended-output was presented. The proposed circuit was designed by awijaya using by Phenitec Semiconductor 3-Metal 0.6 µm CMOS process and evaluated by using awijaya awijaya HSPICE. According to the design and simulation results the performance of the circuits awijaya Brawijaya Universitas Brawijaya Universitas Brawijaya could be summarized as follows. vijava Universitas Brawijaya Universitas Brawijaya awijaya awijaya 1. 1/f noise could be separated with input signal and removed perfectly at the output awijaya awijaya Universitas Bray awijaya 2. DC gain, unity gain frequency, and phase margin of the proposed operational awijaya awijaya amplifier were 126.56 dB, 3.023 MHz, and 58.018°. They are enough value for awijaya general use and applications. Jniversitas Brawijaya Univ awijaya awijaya The application circuits such as inverted amplifier and instrumentation amplifier 3. awijaya are designed and evaluated. The circuits operated well as theory. awijaya awijaya The proposed operational amplifier can be applied to various application circuits easily awijaya awijaya by replacing the operational amplifier in the application circuit with the proposed circuit. awijaya awijaya It is very useful for low frequency application such as sensor interface circuits for awijaya healthcare and medical devices. awijaya awijaya The proposed circuit is relatively high power consumption and occupied large chip awijaya area compared with conventional one because some circuits are added for chopper awijaya stabilization technique. These are the remaining research and will be done in near future. awijaya University awijaya awijaya awijaya awijaya awijaya awijaya awijaya Ilniversitas Braw52va Universitas Rrawijava Universitas Rrawijava

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya

spository.ub.ac.id

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya REFERENCES awijaya awijaya awijaya awijaya awijaya [1] S. Theodoropoulos, On the effectiveness of Publicly or Privetely produced Health Care services, Pireas: University of Piraeus, 2010. awijaya awijaya [2] Z. Brown and B. Gupta, "Biological Signals and their Measurement," Anaesthesia, Univerpp. 164-169, 2008. niversitas Brawijaya Universitas Brawijaya awijaya [3] S. Mago, Research on High CMRR and Wideband Current Feedback Instrumentation awijaya awijaya Amplifier Using Current Conveyors, Miyazaki: University of Miyazaki, 2016. Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya [4] E. R. Widasari, R. Miyauchi, H. Tamura and K. Tanno, "A wireless surface awijaya awijaya electromyogram monitoring system using smartphone and its application to maintain awijaya Universities muscle," Systems, Man, and Cybernetics (SMC), pp. 2378-2383, 2015. rewiewe awijaya awijaya [5] R. M. Rangayyan, Biomedical Signal Analysis: A Case-Study Approach, USA: The awijaya awijaya Univer Institute of Electrical and Electronics Engineers, Inc., 2001. awijaya [6] Z. Y. Chang and W. M. C. Sansen, Low-Noise Wide-Band Amplifiers in Bipolar and awijaya awijaya CMOS Technologies, New York: Springer US, 1991. awijaya awijaya [7] B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, 2000. Un awijaya [8] J. Koh, Doctoral Thesis: Low-Frequency-Noise Reduction Technique for Linear awijaya awijaya Unive Analog CMOS IC's, München: Technischen Universität München, 2005. Las Brawlava awijaya awijaya [9] D. Dubey and A. Gupta, "A Low Power Low Noise Amplifier for Biomedical awijaya awijaya Applications," Electrical, Computer and Communication Technologies (ICECCT), awijaya Univer2015. awijaya [10] Z. Abidin, K. Tanno, S. Mago and H. Tamura, "Novel Instrumentation Amplifier awijaya UniverArchitectures Insensitive to Resistor Mismatches and Offset Voltage for Biological awijaya Signal Processing," IEEE Int. Symp. On Multiple-Valued Logic, vol. 46, pp. 194awijaya awijaya awijaya Univer1999.2016 ava Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya [11] Y. Hirokazu, CMOS OP アンプ実務. 設計の基礎, Tokyo, 2007. awijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya [12] A. S. Budi, Master Thesis: FVFC Using BGD MOSFETs, Miyazaki: University of awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya UniverMiyazaki, 2012. Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya [13] P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, New York: OXFORD awijaya UniverUNIVERSITY PRESS, 2002. Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya awijaya awijaya Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rrawijava Ilniversitas Rraw53va

Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya [14] R. Pettai, Noise in Receiving Systems, New York: John wiley & Sons, Inc.. awijaya [15] A. Konczakowska, "Quality and 1/f Noise of Electronic Components," Quality and awijaya awijaya Realibility Engineering international, vol. 11, pp. 165-169, 1995. awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya [16] J. Koh, R. Thewes, D. Schmitt-Landsiedel and R. Brederlow, "A Circuit Design based awijaya Approach for 1/f noise Reduction in Linear analog CMOS IC's," Symposium On VLSI *Circuits Digest of Technical Papers*, pp. 222-225, 2004. Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya [17] A. Konczakowska and B. M. Wilamowski, "Noise in Semiconductor Devices," awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya Universitas Brawijaya Universitas Brawijaya Universitas Brawijaya awijaya [18] P. R. Gray, P. J. Hurst, S. H. Lewis and R. G. Mayer, Analysis and Design of Analog awijaya awijaya Integrated Circuits, New York: JohnWiley & Sons, Inc., 2009 awijaya awijaya [19] SLVA043B, Writer, Noise Operational Amplifier Circuits. Analysis in awijaya [Performance]. Texas Instrument, 2007. awijaya awijaya [20] P. K. Chan, L. S. Ng, L. Siek and K. T. Lau, "Design CMOS Folded Cascode awijaya awijaya Operational Amplifier with Flicker Noise Minimisation," Microelectronics, pp. 69awijaya 73, 2001. awijaya [21] McWhorter, "1/f noise and germanium surface prosperities," Semiconductor Surface awijaya awijaya Physics, p. 207–228, 1957. awijaya awijaya [22] F. N. Hooge, "1/f noise is no surface effect," Physics Letters, p. 139-140, 1969. awijaya awijaya [23] R. Mancini, Writer, Stability Analysis of Voltage Feedback Op-amp. [Performance]. awijaya Univer Texas Instruments, 2001. awijaya awijaya awijaya [24] X. Kuang, T. Wang and F. Fan, "The Design pf Low Noise Chopper Operational Amplifier with Inverter," pp. 568-571, 2015. awijaya awijaya amplifier," IEICE [25] M. Yavari, "A new class AB folded-cascode operational awijaya Univer Electronics Express, vol. 6, pp. 395-402, 2009. sitas Brawijaya awijaya awijaya Universitas Brawijaya awijaya awijaya awijaya awijaya awijaya awijaya awijaya Universitas Braw54va Universitas Rrawijava Universitas Rrawijava